Statistics for Python based FPGA design-flow