A DEVELOPMENT STUDY FOR A SHORT RANGE, LOW CAPACITY DIGITAL MICROWAVE LINK

Ivan R. Watermeyer
B.Sc(Eng) Cape Town

Thesis Submitted to the Department of Electrical and Electronic Engineering of the University of Cape Town in part fulfilment of the requirements for the degree M.Sc(Eng).
The copyright of this thesis vests in the author. No quotation from it or information derived from it is to be published without full acknowledgement of the source. The thesis is to be used for private study or non-commercial research purposes only.

Published by the University of Cape Town (UCT) in terms of the non-exclusive license granted to UCT by the author.
ABSTRACT

A specific request for development of a short-range, low capacity digital microwave transmission system has been received from the South African Dept. Posts and Telecommunications. The aim of this project is to initiate development work by determining the optimum system configuration and modulation technique to meet the design specifications. In addition, it is proposed to develop and construct an I.F. modulator/demodulator module using which simulation tests may be performed in order to assess the chosen modulation scheme's feasibility in this specific application.

First, a review of existing digital modulation techniques is made, followed by a comparative evaluation of the various schemes with regard to certain important operating parameters. This is followed by a detailed look at the specifications of the data-link we have been requested to develop. Next, a selection of the system configuration and modulation technique is made, taking into account advantages of various schemes, as well as problems envisaged. The rest of the project involves the practical realisation of various I.F. and modulator/demodulator elements required for performing tests in which R.F. data transmission employing the selected modulation scheme is simulated. Finally, a detailed description of the simulation tests which can be performed is presented.
DEDICATION

To Freda for her love and encouragement. Also to my parents whose courage provided me with opportunity.
DECLARATION

I declare that this thesis is my own unaided work. It is being submitted in part fulfilment of the requirements of a Masters degree in Engineering to the University of Cape Town. It has not been submitted before for any degree or examination in any other university.

__________________________
I.R. WATERMEYER
(Name of candidate)

_14th_ day of _April_, 1987
CHAPTER 1 Review of Modulation Techniques for Digital Radio

1.0 Introduction

1.1 Modulation Schemes

1.1.1 Amplitude Modulation
(a) Double Sideband (DSB)
(b) Double Sideband – Suppressed Carrier (DSB-SC)
(c) Single Sideband (SSB)
(d) Vestigial Sideband (VSB)
(e) Quadrature Amplitude Modulation (QAM)

1.1.2 Frequency Modulation (FM)
(a) Frequency Shift Keying (FSK)
(b) Continuous Phase FSK (CP-FSK)

1.1.3 Phase Modulation
(a) Binary Phase-Shift Keying (BPSK)
(b) Quadrature Phase-Shift Keying
(c) Offset-Keyed QPSK (OK-QPSK)

1.1.4 Hybrid Modulation Schemes
(a) Amplitude and Phase Shift Keying (APK)

1.2 A Comparative Evaluation of Modulation Scheme Performance
1.2.1 Bandwidth Efficiency
1.2.2 BER vs. E_b/N_0 Performance in an Additive White Gaussian Noise (AWGN) Environment
1.2.3 Effects of Adjacent Channel Interference
1.2.4 Effects of Delay Distortion
1.2.5 Effects of Fading
1.2.6 Sensitivity to Errors in Local Reference
1.2.7 Effects of Non-Linear Amplification
1.2.8 Cost and Complexity
1.3 Conclusions

CHAPTER 2 Data Link Specifications

2.0 Introduction

2.1 Specifications

2.2 Applications

2.3 Design Priorities

CHAPTER 3 System Design Considerations

3.0 Introduction

3.1 Modulation Technique
  3.1.0 Selection
  3.1.1 Implementation Problems Foreseen

3.2 System Configuration
  3.2.1 Suggested Configurations

3.3 R.F. Transmission
  3.3.0 Assumptions
  3.3.1 Degradation Budget
  3.3.2 Minimum Received Signal Level Required
  3.3.3 System Gain
  3.3.4 Propagation Losses
  3.3.5 Fade Margin
  3.3.6 Antennae Gains

CHAPTER 4 Transmission Simulation
4.0 Introduction

4.1 Simulation Strategy

4.2 Modules Required
4.2.0 Pseudo-random Sequence Generator
4.2.1 MSK I.F. Synthesizer
4.2.2 I.F. Amplifier and Filter
4.2.3 Demodulator-Detector

CHAPTER 5 Developing Transmitter Simulation Modules

5.1 Pseudo-random Sequence Generator
5.1.1 Line Receiver
5.1.2 Feedback Shift Register (F.S.R.)

5.2 MSK I.F. Synthesizer
5.2.1 Line Receiver
5.2.2 Differential Encoder
5.2.3 Voltage Controlled Oscillator (VCO)
5.2.4 Differential Encoder - VCO Interface

CHAPTER 6 Developing Receiver Modules

6.0 Introduction

6.1 I.F. Amplifier and Filter
6.1.1 Amplifier Requirements
6.1.2 Filter Requirements
6.1.3 Amplifier/Filter Stage Configuration
6.1.4 Amplifier Stage Modules
   6.1.4.1 Low Noise Amplifier (LNA)
   6.1.4.2 Logarithmic Amplifiers
6.1.5 Amplifier Performance
6.2 Carrier and Clock Synchronisation
6.2.1 Phase-Lock-Loop (PLL) Design Criteria
6.2.2 PLL Characteristics
6.2.3 PLL Sub-Modules - Circuitry and Performance
   6.2.3.1 The Phase-Discriminator
   6.2.3.2 The VCO
   6.2.3.3 The Active Filter
   6.2.3.4 Frequency-Doubler + π/2 Radian Phase-Shifter
6.2.4 Lock Indicator
6.2.5 Producing a Clock-Signal at the Receiver
   6.2.5.1 Mixer Realisation
   6.2.5.2 Filter Design
6.2.6 Producing Weighted Quadrature Carriers
   6.2.6.1 Summing-Point Realisation

6.3 Demodulator-Detector
   6.3.1 Down-Conversion Mixers
   6.3.2 Detection Filters
   6.3.3 Threshold Detector
   6.3.4 Channel Differential Decoders
   6.3.5 Bit-Interleaving Network
   6.3.6 Output Differential Decoder

CHAPTER 7 Simulation Tests

7.0 Introduction

7.1 Test Equipment
   7.1.1 Noise and Interference Test Set
   7.1.2 Digital Transmission Analyser
   7.1.3 Constellation Display

7.2 Test Descriptions
   7.2.1 BER vs. Modulation Index Error Test
7.2.2 BER vs. $E_b/N_0$ and BER vs. C/I Tests
7.2.3 Measuring BER Performance under Fading Conditions
7.2.4 BER vs. Bandwidth Limitation Performance Test

APPENDIX A
Investigating The Effects On MSK Performance Of Variations In Modulation Index

A.0 MSK Demodulation

A.1 The Effect Of Incorrect Modulation Index On MSK Demodulation
   A.1.0 Manifestation of Phase Errors in Producing Bit Errors
   A.1.1 Reducing the Probability of Long Strings of "marks" or "spaces" in the Transmitted Bitstream
   A.1.2 Investigating the System's Ability to Recover Once Accumulative Phase Error Has Exceeded $\pi/2$ Radians

APPENDIX B
Device Data-Sheets

APPENDIX C
Construction Techniques For VHF Circuitry
CHAPTER 1

REVIEW OF MODULATION TECHNIQUES FOR DIGITAL RADIO

1.0 INTRODUCTION

The search for methods of transmitting information at higher speeds across a bandlimited channel has a long history. In 1898 Gulstad [1.1] developed a means of detecting telegraph signals which had been transmitted at twice the normal dotting rate... a procedure known as "double dotting". In 1928 Nyquist produced his paper "Certain Topics In Telegraph Transmission Theory" [1.2] in which he developed the theoretical foundation for transmission of telegraph signals over a bandlimited cable with zero intersymbol interference.

In later years, computer communication requirements led to renewed interest in bandwidth efficient digital transmission techniques. In 1962 and 1963 Lender [1.3,1.4] discovered the concept of correlative transmission techniques and presented the analytical basis for "doubinary" transmission. The doubinary concept, also dubbed "partial response", was generalised by Kretzmer [1.5,1.6] in 1966. During this era most research focussed on optimising data transmission through existing analog voice channel facilities.

Today the trend is toward digital communication systems capable of efficient simultaneous transmission of digital source information, digitized voice channels, digitized television and other analog sources which have been converted into the digital transmission format. Consequently much attention has been paid in recent times to developing new and improved modulation techniques for bandwidth efficient digital transmission.
The work of Nyquist, Lender, Kretzmer and many others form the theoretical basis for the design of bandlimited digital radio systems. However, in applying these concepts to the radio channel, several additional factors must be considered. Co-channel and adjacent channel interference, pulse-shaping filters, and contending with non-linear power amplification are some of these.

It is intended in this chapter to provide a broad description of the various modulation schemes applied in modern digital radio systems, as well as a performance comparison of these schemes subject to factors such as co-channel and adjacent channel interference, pulse-shaping, non-linear amplification etc.

The general form of a digital radio system is shown in Fig.1.0 where the position of modulator and demodulator/detector can be seen in relation to the rest of the system.

Fig.1.0 SIMPLIFIED SCHEMATIC OF A DIGITAL RADIO SYSTEM

1.1 Modulation Schemes

Amplitude modulation (AM), frequency modulation (FM) and phase modulation (PM) are the three fundamental modulation techniques. All other modulation schemes are either variants of one of the above or hybrid schemes.
1.1.1 Amplitude modulation

In Amplitude-Shift-Keying (ASK) the signal information is conveyed via amplitude variation of the modulated signal. The technique is therefore inherently susceptible to noise and has the disadvantage of a fluctuating signal level which can cause poor performance in the presence of fading. Non-linear amplification of any signal exhibiting AM has the effect of generating additional sidebands, thereby causing spectral spreading of a band-limited AM signal.

(a) Double Sideband (DSB) is the simplest form of AM:

\[ f_{\text{DSB}}(t) = A[1+m(t)]\cos(\omega_c t) \]  

Where:  
- \( m(t) \) = modulating signal
- \( \omega_c \) = carrier frequency [rad/s]

**Fig. 1.1** POWER SPECTRAL DENSITY FUNCTION OF:
(A) NRZ DATA PATTERN \((m(t))\)
(B) DSB-MODULATED NRZ DATA SIGNAL

SPECIAL CASES: 1. For 100% modulation of an NRZ data-stream, \( m(t) = -1 \) which yields On-Off-Keying (OOK) modulation.
2. \( m(t) = m\)-level PAM (Pulse-amplitude modulation) signal yields Multiple-Amplitude-Shift-Keying (MASK)
DETECTION: Coherent or incoherent. Advantage gained by coherent detection of DSB signal is small in relation to the increase in complexity over incoherent detection.

(b) Double Sideband - Supressed Carrier (DSB-SC) AM has improved power efficiency due to supression of the carrier which conveys no information.

\[ f_{\text{DSB-SC}}(t) = A_m(t)\cos(\omega_c t) \ldots (1.1) \]

SPECIAL CASES: 1. \( m(t) = 0 \) or 1 yields OOK once again
2. \( m(t) = -1 \), i.e. NRZ datastream, produces Binary Phase-Shift Keying (BPSK) - see section 1.1.3
3. \( m(t) = m \)-level PAM signal again yields a form of MASK.

DETECTION: Coherent.

(c) Single Sideband (SSB) AM has improved bandwidth efficiency over DSB-SC by supression of one redundant sideband (usually by means of a sharp cut-off bandpass filter). The SSB signal can be represented as:

\[ f_{\text{SSB}}(t) = A_m(t)\cos(\omega_c t) + M(t)\sin(\omega_c t) \ldots (1.2) \]

Where: \( M(t) = \) Hilbert transform of message signal \( m(t) \), i.e. to produce \( M(t) \) every frequency component in \( m(t) \) is retarded by 90 degrees. [1.7]
Fig. 1.3 SCHEMATIC OF AN SSB MODULATOR

Note: Since retarding every frequency component in \( m(t) \) by 90 degrees is not the same as a constant time delay, clearly this realisation of an SSB modulator is only feasible for \( m(t) \) sinusoidal.

(A) \( P(w) \)

(B) \( P(w) \)

(C) \( P(w) \)

Fig. 1.4 POWER SPECTRAL DENSITY FUNCTIONS OF:

(A) BASEBAND NRZ DATASTREAM \( m(t) \)

(B) DSB-SC SIGNAL

(C) SSB SIGNAL PRODUCED BY PASSING THE DSB-SC SIGNAL THROUGH AN IDEAL BPF
A Nyquist filter bandwidth of \( f_b/2 \) \((f_b = 1/T_b)\) for SSB signals implies a spectral efficiency (for ideal filtering) of 2 bits/s/Hz.

DETECTION: Coherent.

(d) **Vestigial Sideband (VSB)** AM is a compromise in bandwidth efficiency and detection simplicity between SSB and DSB. VSB is generated in the same way as SSB, but instead of using a sharp cut-off bandpass filter, a filter with a smooth roll-off is used in order to retain a vestige of the second sideband and carrier. Incoherent detection is thereby facilitated. Bandwidth efficiency is of course sacrificed in this way.

DETECTION: Coherent or incoherent.

(e) **Quadrature Amplitude Modulation (QAM)** is produced by adding two DSB-SC signals which have been modulated by carriers which are in phase-quadrature with one another.

\[
f_{\text{QAM}}(t) = A[m_i(t)\cos(\omega_c t) + m_q(t)\sin(\omega_c t)] \ldots (1.3)
\]

Fig. 1.5 SCHEMATIC OF A QAM MODULATOR

For 4-ary QAM there are 4 possible states for every transmitted symbol. Each symbol therefore conveys \( \log_2 4 = 2 \) bits of information. Symbol rate = \( f_b/2 \). This
means a Nyquist bandwidth of \( f_b / 2 \) Hz, implying a theoretical spectral efficiency of 2 bits/s/Hz.

![Diagram A](image1.png)

![Diagram B](image2.png)

![Diagram C](image3.png)

Fig. 1.6 POWER SPECTRAL DENSITY OF:
(A) BASEBAND RANDOM BINARY DATASTREAM
(B) I- OR Q-CHANNEL SIGNALS OUTPUT FROM THE SERIAL/PARALLEL CONVERTER
(C) TOTAL QAM SIGNAL

SPECIAL CASES: 1. \( m_1(t) \) and \( m_2(t) \) are independent binary data signals (i.e. 4-ary QAM). If this is true, QAM attains the bandwidth- and power-efficiency of SSB without the stringent filtering requirements.
2. \( m_2(t) = \text{Hilbert transform of } m_1(t) \). For this case QAM reduces to SSB.
3. \( m_1(t) \) and \( m_2(t) \) are three-level duobinary signals (+1, -1, 0) encoded to minimise intersymbol interference (ISI) caused by filtering. This results in Quadrature Partial Response (QPR) modulation. [1.8 - pp. 168, 176]
4. \( m_i(t) \) and \( m_e(t) \) take values \(-1\) (i.e. NRZ datastream) yields Quadrature Phase-Shift Keying (QPSK) modulation - see section 1.1.3. However, these two techniques are only identical when \( m_i(t) \) and \( m_e(t) \) are rectangular pulses.

DETECTION: Coherent detection. any errors in phase-tracking at the detector result in interference between the I- and Q-channels.

1.1.2 Frequency Modulation (FM)

In FM schemes, signal information is conveyed via frequency variation of the modulated signal. In analog communication FM is preferred to AM due to resulting noise advantages. There are additional reasons for using FM for data communication. Among these are the simple implementations of modulators and detectors.

(a) Frequency Shift Keying (FSK) modulation of a binary signal is the simplest form of FM. The modulated signal shifts abruptly between two distinct, fixed frequencies to convey the bit-pattern of the input datastream.

\[
f_{FSK}(t) = A \cos(\omega_c t + dw) \quad \ldots \quad (1.3)
\]

Where: + or - applies if bit is 0 or 1 respectively and: \( dw \) is the constant angular frequency offset from carrier frequency \( \omega_c \).

Let \( \omega_c + dw = \omega_0 \) and \( \omega_c - dw = \omega_1 \) then \( df = (\omega_0 - \omega_1) / 2\pi \) is the frequency deviation. (Note: \( df \ll \omega_c / 2\pi \))

The "frequency deviation ratio" or "modulation index" is defined as:
\[ h = df \cdot T_b \quad \ldots (1.4) \]

Where: \( T_b \) is the symbol duration (= 1/bit-rate for binary schemes).

\[ \text{INPUT BITSTREAM} \]

\[ \text{FSK WAVEFORM} \]

Fig. 1.7 FSK SIGNAL CORRESPONDING TO A BINARY DATA SIGNAL

The relationship between the spectrum of an FM signal and that of its corresponding baseband signal is not as simple as was the case for AM. However, an FSK signal spectrum may be derived by means of the following simple approach:

The binary FSK signal can be represented as the sum of two OOK signals; one at \( f_0 \) (the "spaces" in the input bitstream) and the other at \( f_1 \) (the "marks" in the input bitstream). Since each OOK signal has a spectrum with a \( \frac{(\sin x)}{x} \) shape shifted to the respective carrier frequency (see Fig. 1.4), the FSK spectrum would be the sum of the two OOK spectrums.
The bandwidth between the first zeros of the FSK spectrum (as shown in Fig. 1.8) is:

\[ BW = f_o - f_1 + 2/T_b \]
\[ = f_o - f_1 + 2f_b \text{ for binary FSK}. \]

M-ary FSK or MFSK systems are an extension of the above principles where the binary input datastream is first converted to an m-level PAM signal.

DETECTION: Coherent or incoherent.

(b) Continuous phase FSK (CP-FSK) is a modified version of FSK in which abrupt phase-changes at the bit transition instants are avoided. Amplitude Modulation (which can cause spectral-spreading in systems exhibiting AM→PM) generated at these phase discontinuities is thereby avoided. Since the phase \( \phi(t) \) is a continuous function of time, the signal itself is continuous and has thus lower spectral sidelobes than a pulsed signal. Rapid spectral roll-off and improved efficiency result.

If the phase-coherent binary CP-FSK signal is narrow-band e.g. at I.F. or R.F. then we may describe it by its pre-envelope \( u(t) \) [1.9-pp 40-42].

\[ u(t) = \exp. j(\pi(f_o + f_1)t + \phi(t)) \ldots (1.6) \]
Where the phase function $\phi(t)$ is continuous if the FSK is phase coherent.

Comparing (1.6) with the pre-envelope of a space:

$$u_{\text{space}}(t) = \exp(j2\pi f_0 t + \phi(0)) \quad (0 \leq t \leq T) \ldots (1.7)$$

gives:

$$\phi(T) - \phi(0) = \pi(f_1 - f_0) T = \pi h$$

where $h = dfT$ is the frequency deviation ratio and $T$ is the symbol duration ($= 1/(\text{bit-rate})$ for binary schemes).

A space therefore increments the phase by $\pi h$ and conversely a mark decrements it by $\pi h$. After $S$ spaces and $M$ marks, i.e. at time $(S+M)T$, we have a total phase-shift:

$$\phi((S+M)T) - \phi(0) = (S-M)\pi h \ldots (1.8)$$

[1.10]

![Diagram showing possible values of $\phi(T) - \phi(0)$](image)

Fig. 1.9 POSSIBLE VALUES $\phi(T) - \phi(0)$ [1.10]
The phase is an even (odd) multiple of $\pi h$ when $(S+M)$ is even (odd). The phase at all other times is obtained by linear interpolation.

SPECIAL CASES: Three cases of coherent FSK with small frequency deviation ratio $h$ have received particular attention.

1. FSK with $h=1.0$, described in detail by Sunde [1.11] has the disadvantage of using signal power inefficiently by transmitting carrier power at frequencies $f_0$ and $f_1$.

2. FSK with $h=0.71$, studied extensively by Tjhung [1.12] is claimed to be optimum under certain conditions.

3. FSK with $h=0.5$ (also called Minimum Shift Keying (MSK) or Fast FSK) has been singled-out as a good example for band conservation [1.13]. It is claimed to have an optimal decision structure, relatively simple receiver synchronisation requirements and an error performance about 3dB better than conventional FSK [1.10]. The optimal decision structure arises from the following: As mentioned already, the phase at times that are odd (even) multiples of $T$ will be odd (even) multiples of $\pi h$. For the case $h=0.5$ this means that, since all phases are modulo $2\pi$, the phase can take only the two values $-\pi/2$ at odd times and only the two values $0$ or $\pi$ at even times.

"Since each new bit is offset either $+90$ or $-90$ degrees from the previous bit, adjacent bits are phase-orthogonal and can be detected without ISI even though adjacent symbols overlap 50% of the time. This permits the use of symbols lasting twice the bit period, reducing occupied bandwidth. Note that in MSK the symbols are cosine-weighted so that adjacent orthogonal symbols always add to
form a constant amplitude signal. Although MSK is a special case of two-frequency FSK, the overall result is the same as that for a double binary system using the alternate transmission of two overlapped phase-quadrature channels. Such a system could theoretically operate in the same Nyquist bandwidth as QPSK. However, due to the constant-amplitude constraint on MSK requiring cosine-weighted symbols, bandwidth is slightly more than twice the Nyquist bandwidth for 4-level systems. Thus MSK may be regarded as either a less-than-ideal (but typical) 4-level system, or a nearly-ideal 2-level system." [1.14]

"Because phase-shifts are precisely controlled in MSK, coherent phase detection can be employed in MSK systems to provide the same error-rate as for PSK instead of the relatively poor performance usually associated with FSK systems." [1.14]
As described by deBuda [1.10], the case of FSK with \( h=0.71 \) is only optimum for a detector decision interval equal to the bit duration interval \( T_b \). Low modulation index FSK retains useful phase information beyond the time of bit transmission. By extending the detector decision interval to \( 2T_b \), MSK takes maximum advantage of this and achieves improved performance.
MSK is more power-efficient than CP-FSK \((h=1,0)\) since for MSK no power is transmitted at frequencies \(f_0\) or \(f_1\), leaving more power available for signalling. A relatively simple self-synchronising implementation is, however, possible.

![Power spectral density of MSK and Offset-QPSK](image)

**Fig. 1.11** POWER SPECTRAL DENSITY OF MSK AND OFFSET-QPSK \([1.18]\)

### 1.1.3 Phase Modulation

(a) Binary Phase-Shift Keying (BPSK) is the simplest form:

\[
\Phi(t) = A \cos(\omega_c t + \Phi(t))
\]  

Where:

- \(\Phi(t) = 0\) (I/P bit = "1")
- \(\Phi(t) = \pi\) (I/P bit = "0")

As mentioned in section 1.1.1(b) the above expression is equivalent to:

\[
\Phi(t) = A \cos(\omega_c t)
\]

for \(m(t) = \cdot 1\)
(b) Quadrature Phase-Shift Keying (QPSK) conveys information by encoding two bits at a time into one of four possible carrier phases spaced $\pi/2$ radians apart.

$$f_{QPSK}(t) = A\cos[\omega_c t + \theta(t)] \ldots (1.10)$$

Where:

<table>
<thead>
<tr>
<th>1st I/P Bit</th>
<th>2nd I/P Bit</th>
<th>$\theta(t)$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>\pi/2</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>\pi</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>3\pi/2</td>
</tr>
</tbody>
</table>

TABLE 1.0

Fig. 1.12 (A) QPSK MODULATOR SCHEMATIC
(B) CORRESPONDING SIGNAL-STATE SPACE DIAGRAM

As shown in Fig. 1.12, the QPSK modulator is implemented by BPSK modulating two phase-quadrature carriers with the MSB and LSB respectively of each input bit pair.

$$f_{QPSK}(t) = A[m_{MSB}(t)\cos\omega_c t + m_{LSB}(t)\sin\omega_c t] \ldots (1.11)$$

(For $m(t) = +1$)
The form of the QPSK power spectral density function is identical to that of the individual orthogonal BPSK signals (symbol rate=$f_s/2$) of which it is comprised.

![QPSK Spectrum Diagram]

Fig. 1.13 QPSK SPECTRUM

Hence a spectral efficiency of 2 bits/s/Hz is theoretically possible for QPSK for ideal Nyquist filtering. However, using the FCC definition of bandwidth as that containing 99% of total signal power, the channel bandwidth must be extended to approx. the -13dB point, i.e. $BW_{13dB} = 1.92 \cdot \text{Min.BW}$

That is, a practically obtainable spectral efficiency is approx. 1.04 Bits/sec./Hz.

Note however, that the phase of the QPSK (and BPSK) signal can shift abruptly by $\pi$ radians. This is equivalent to 100% AM and causes sideband regeneration when the signal is passed through non-linear circuit elements.

(c) Offset-Keyed QPSK (OK-QPSK) is a modified version of QPSK where the Q-channel is shifted by $T_b/2$ seconds relative to the I-channel. Consequently, when the I- and Q-channels are added together, the resulting signal can shift abruptly by $\pi/2$ radians at most. (But shifts can occur every $T_b/2$ seconds, compared to every $T_b$ seconds for QPSK). This scheme offers advantages over QPSK with regard to spectral efficiency, sideband regeneration and
synchronisation.

![OK-QPSK schematic diagram](image)

**Fig. 1.14 OK-QPSK SCHEMATIC**

See Fig. 1.11 for power spectral density of OK-QPSK.

Coherent detection is by definition essential for any phase modulation scheme. Most techniques for derivation of the phase-coherent carrier at the receiver result in \( \pi \) radian phase ambiguities. In order to solve this problem, two special forms of PSK have been developed:

1. **Differentially-Encoded PSK (DE-PSK)** conveys information via transitions in carrier phase (e.g. no transition = "1", transition = "0"). This solves the problem of \( \pi \) radian phase ambiguity. However, since a decision error on the current bit induces another error on the subsequent bit, performance of DE-PSK is slightly inferior to that of PSK.

2. **Differential PSK (DPSK)** is another scheme in which information is differentially encoded. However, unlike DE-PSK, no coherent phase-reference is extracted at the detector. Here the signal from the previous bit-interval is used as a phase-reference for the current interval. Since the phase-reference signal is not smoothed over many bit-intervals, performance of DPSK is worse than that of DE-PSK.
1.1.4 Hybrid modulation Schemes

(a) Amplitude and Phase-Shift Keying (APK) is an AM/PM hybrid scheme.

As can be observed from Fig. 1.15(B), for 16-ary APK there are 16 possible states for every transmitted symbol. Each symbol therefore conveys \( \log_2 16 = 4 \) bits of information. These symbols are transmitted at a rate equal to \( 1/4 \) times the bit-rate. For ideal Nyquist filtering this implies a spectral efficiency of 4 bits/s/Hz.
As the name APK suggests, symbols are identified by phase- as well as amplitude-values. Note that a symbol may take one of 3 different phase values per quadrant, as well as 3 different amplitude values. This causes difficulties in detection of m-ary APK.

1.2 A Comparative Evaluation Of Modulation Scheme Performance

1.2.1 Bandwidth Efficiency

According to Oetting [1.15], for frequencies far from the centre frequency (i.e. large \((f-f_c)T\)), the spectrum of AM and PM signals falls-off as \(f^{-2}\), while that of CP-FM signals falls-off as \(f^{-4}\). This can be confirmed by considering that all AM signal spectra are similar in shape to the baseband spectra, merely having the centre frequency shifted from \(f=0\). These spectra will consequently have power spectral density functions of the form \((\sin x/x)^2\), similar to that of the baseband random binary data signal. This is also true for BPSK which is merely a special form of DSB-SC. Since addition of two similar signals in phase-quadrature does not affect the shape of the power spectral density function, we can conclude that a \((\sin x/x)^2\) form of power spectral density function is true for all AM and PM signals. Determining the spectral density of FM signals is more difficult. We can however observe the \(f^{-4}\) spectral fall-off by examining the power spectral density function of MSK:

\[
G_{MSK}(f) = \frac{8P_cT_b(1+\cos 4\pi fT_b)}{\pi^2(1-16T_b^2f^2)^2} \quad \text{(1.12)}
\]

while that for OK-QPSK is:

\[
G_{OK-QPSK}(f) = 2P_cT_b\left[\frac{(\sin 2\pi fT_b)^2}{2\pi fT_b}\right] \quad \text{(1.13)}
\]
Fig. 1.16 POWER SPECTRAL DENSITIES OF MSK AND OK-QPSK

[1.16]

One may note the width of the main lobe of the MSK spectrum is 1.5 times greater than that of the OK-QPSK spectrum. A good measure of the "compactness" of the spectrum of a particular modulation scheme is the "fractional out-of-band power" $P_{ob}$ defined as:

$$P_{ob} = 1 - \left[ -\int_{-B}^{B} G(f) \, df \right] / \int_{-\infty}^{\infty} G(f) \, df \quad (1.14)$$

$P_{ob}$ is plotted as a function of bandwidth $B$: 

Page (21)
One should note that the $f^{-2}$ fall-off of PM signal spectra assumes that these PM systems permit abrupt phase-transitions to occur. If phase-transitions can be made to occur more smoothly, improved spectral characteristics may be achieved. Modifications can also be made to AM schemes, where a type of continuous-phase AM also exhibits a spectrum that falls-off as $f^{-4}$ [1.17]. Post-modulation filtering can always be used to reduce sidelobes, but with a consequent degradation of performance.

1.2.2 BER vs. $E_b/N_0$ Performance In An AWGN Environment

Table 1.1 [1.15] provides a comparison of bandwidth efficiency or "signalling speed" (equal to $f_b/W$, where $f_b$ is the data rate and $W$ is the I.F. bandwidth.) Also listed in Table 1.1 is the corresponding $E_b/N_0$ required to achieve the indicated bandwidth efficiency and a Bit Error
Ratio (BER) \( <10^{-4} \) for the particular modulation scheme (i.e. degrading effects of finite bandwidth are included.)

Note:

\[ \frac{E_b}{N_0} = \frac{(C/N)}{B_n} \cdot \frac{f_b}{f_b} \quad \ldots \quad (1.15) \]

Where:  
- \( E_b = \) Average energy per bit = CT_b  
- \( f_b = \) Bit rate = 1/T_b  
- \( T_b = \) Unit bit duration  
- \( C = \) Average carrier power  
- \( N = \) Total noise power  
- \( N_0 = \) Noise power spectral density  
- \( B_n = \) Receiver noise bandwidth

\( E_b/N_0 \) is preferred to C/N for comparison of different systems since it is independent of receiver noise bandwidth.
### TABLE 1.1 RELATIVE SIGNALLING SPEEDS OF REPRESENTATIVE MODULATION SCHEMES

At this point it is obvious that the schemes displaying superior speed vs. $E_b/N_0$ performance for a given BER are:

1. QAM
2. QPR
3. MSK
4. QPSK
5. OK-QPSK
6. M-ary PSK \((M > OR = 8)\)
7. APK

Although M-ary PSK and APK performance is exceptionally good, these techniques require demodulator/detectors which are an order of complexity higher than those for the other modulation techniques listed above. Consequently, we shall limit our attention at this stage to techniques 1-5.

Remembering that QPSK and QPR can be regarded as special forms of QAM (as noted in section 1.1.1(e)), it is important to notice the similarity also between OK-QPSK and MSK. Examining figures 1.10 and 1.14 it becomes apparent that MSK can be regarded as a special case of OK-QPSK with sinusoidal symbol weighting.
Both MSK and OK-QPSK achieve the matched-filter coherent detection BER performance of antipodal PSK on linear, infinite bandwidth, White Gaussian Noise (WGN), perfect reference channels. However, if either an MSK or OK-QPSK waveform is band-limited and then hard-limited, the degree of regeneration of filtered sidelobes is less than is the case for conventional QPSK. [1.19]

Another observation which has been made for a channel containing a hard-limiter is the following: Both MSK and OK-QPSK require a certain critical bandwidth. For narrower channels, performance rapidly degrades due to intersymbol interference and pulse distortion. BER performance of MSK is found to be superior to that of OK-QPSK only when the channel bandwidth exceeds approx. 1.1 times the binary
data-rate. [1.16] This is due to the broader main lobe of the power spectral density of MSK as compared to OK-QPSK. (See Fig. 1.16).

\[ \text{Fig. 1.19 MSK AND OK-QPSK } \frac{E_b}{N_0} \text{ PERFORMANCE DEGRADATION W.R.T. IDEAL ANTIPODAL PSK AS A FUNCTION OF CASCADED FILTER NOISE BANDWIDTH WITH ERROR PROBABILITY AS A PARAMETER [1.16]} \]

For a channel containing an AM/PM system element rather than a hard-limiter, Poza and Berger [1.20] report that the \( \frac{E_b}{N_0} \) advantage of MSK over OK-QPSK extends to slightly narrower bandwidths than the \( 1,1 \cdot f_b \) crossover bandwidth for the hard-limiter case.

1.2.3 Effects of Adjacent Channel Interference
Performance degradation due to the presence of an in-band interferer is another feature for comparison of the different modulation schemes. A measure of this is the "system gain degradation", i.e. the additional \( \frac{E_b}{N_0} \) required to maintain a specified BER for a given carrier-to-interference ratio C/I [dB]. This is also dependent on
the nature of the interfering signal in terms of its "Peak Factor" PF where:

\[
PF = \frac{\text{Peak value of interfering envelope}}{\text{Mean-square value of interfering envelope}}
\]

Once a suitable modulation scheme has been chosen, the receive filter is specified to ensure that within the preassigned channeling plan, adjacent channels are sufficiently suppressed. A frequently used figure for the permissible gain degradation resulting from adjacent channel interference is about 1dB.

![Diagram](image)

**Fig. 1.20 QPSK PERFORMANCE IN THE ADJACENT-CHANNEL INTERFERENCE ENVIRONMENT OF TWO INTERFERERS**

[1.8 p.131]

1.2.4 Effects of Delay Distortion

Most delay distortion observed on line-of-sight radio links is introduced by the radios and not the channel. If the distortion observed on the received signal can be
modelled by passage of the transmitted signal through a linear filter, then:

\[
\text{GROUP DELAY} = -\frac{d\phi}{dw} \\
= -\text{derivative of filter phase-freq. characteristic}
\]

For no distortion of the modulated signal, we require:

\[
\text{Group Delay} = \text{Constant} \quad (\text{i.e. } -\frac{d\phi}{dw} = \text{const.})
\]

\[
i.e. \phi = wt_{\text{GROUP}} + C
\]

For linear distortion: Group delay = Aw + B \ (A, B \text{ const.})

For quadratic distortion: Group delay = aw^2 + bw + c \ (a, b, c \text{ const.})

Some modulation schemes are severely affected by one type of distortion and not the other. This is clearly shown in Table 1.2 which lists performance of different schemes, taking the case for which maximum differential delay (relative to mid-band delay) is equal to the symbol duration. Performance of four of the five modulation techniques on which we have focussed our attention are shown to be identical, with QPR displaying severe performance degradation in the presence of linear distortion.

<table>
<thead>
<tr>
<th>MODULATION SCHEME</th>
<th>$E_b/N_0$</th>
<th>$E_b/N_0$</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>LINEAR</td>
<td>QUAD.</td>
</tr>
<tr>
<td>QAM</td>
<td>15,8</td>
<td>9,8</td>
</tr>
<tr>
<td>QPR</td>
<td>&gt;25</td>
<td></td>
</tr>
<tr>
<td>MSK</td>
<td>15,8</td>
<td>9,8</td>
</tr>
<tr>
<td>QPSK</td>
<td>15,8</td>
<td>9,8</td>
</tr>
<tr>
<td>OK-QPSK</td>
<td>15,8</td>
<td>9,8</td>
</tr>
</tbody>
</table>

(dB) (dB)

* For bit error ratio of $10^{-4}$ \ [1.15, 1.20]

TABLE 1.2
1.2.5 Effects of Fading

Fading may be caused by: (a) Two resolvable multi-path components.
(b) A large number of equal amplitude multi-path components.

For case (a), the signal from the secondary path may be regarded as an in-band interferer and relative performance of the different modulation techniques can be obtained from section 1.2.3.

For case (b), it has been found that the "cumulative amplitude distribution" of deep fades:

\[ P(v<L) \propto L^2 \]

where:

- \( v \) = envelope voltage of the randomly fading signal normalised to it's unfaded level
- \( L \) = any specified reference level

This square-law is known as "Rayleigh fading"

![Cumulative Amplitude Distributions of Fading Signals](image)

Fig. 1.21 CUMULATIVE AMPLITUDE DISTRIBUTIONS OF FADING SIGNALS [1.8]

Performance of the various modulation techniques for a Rayleigh fading channel is summarised in Table 1.3.
<table>
<thead>
<tr>
<th>MODULATION SCHEME</th>
<th>AVERAGE $E_b/N_0$ *</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSK</td>
<td>14</td>
</tr>
<tr>
<td>MSK-Differential Encoding</td>
<td>17</td>
</tr>
<tr>
<td>QPSK</td>
<td>13.5</td>
</tr>
<tr>
<td>DQPSK</td>
<td>20</td>
</tr>
<tr>
<td>OK-QPSK</td>
<td>13.5</td>
</tr>
</tbody>
</table>

* For BER of $10^{-2}$
  Assumes optimum variable threshold
  Assumes 3-bit observation interval

TABLE 1.3  [1,15]
1.2.6 Sensitivity to Errors in Local Reference

Error-rate performance sensitivity to noisy phase-references for various modulation schemes has been investigated by Matyas [1.21]. A comparison is made of performance loss $L$, representing $E_b/N_0$ required to overcome the noisy phase-reference effect on error-rate.

The results demonstrate how both MSK and OK-QPSK benefit from the alignment offset between channels. This offset results in a decrease in average inter-channel interference detected by the receiver.

"Because the decision on the received signal is based on integration over two bit periods during which the interchannel component may change by 180 degrees thereby effectively cancelling it's interference, error-rate performance is improved relative to QPSK. Cosine weighting
further improves MSK relative to OK-QPSK by reducing the inter-channel interference component." \[1.21\]

1.2.7 Effects of Non-linear Amplification
As mentioned in section 1.1.2(b) carrier phase-reversals produced in some modulation schemes such as FSK, BPSK and QPSK cause envelope modulation nulls when the signal passes through a bandpass filter. This envelope fluctuation (or AM) is undesirable (as mentioned in section 1.1.1) since subsequent non-linear amplification enhances sideband energy, increases adjacent channel interference and causes AM/PM distortion effects. Both MSK and OK-QPSK avoid phase-discontinuities by staggering the I- and Q-channels, producing a constant-amplitude phasor.

1.2.8 Cost and Complexity
Cost and complexity of implementing any modulation scheme is very dependent on how the system as a whole is to be realised. Once an evaluation can be made, the result may point so favourably in the direction of a certain technique, that the advantage in cost could outweigh any deficiencies associated with the particular scheme. The overall evaluation approach then alters to one of assessing the extent to which system performance is being sacrificed by opting for the cheaper scheme.

1.3 Conclusions
The choice of modulation technique has been narrowed-down to a short-list of 5 schemes. At this stage it is impossible to say which of these will best meet our requirements, as a final assessment can only be made when details regarding the rest of the system are known.
REFERENCES


[1.8] K. FEHER, A. LENDER, "Digital Communications - Microwave Applications".


Page (34)


CHAPTER 2

DATA LINK SPECIFICATIONS

2.0 Introduction

From the start it has been clear that a system acceptable to both local and overseas telecommunications authorities will need to meet the respective specifications of both, as well as international regulations such as those of the Federal Communications Commission (FCC) and International Radio Consultative Committee (CCIR). This has resulted in the final specification comprising the most stringent elements extracted from all of the above. In addition, a limited flexibility on the part of the user in terms of channel capacity, as well as the practical problem of obtaining licences overseas for operation in congested 15GHz and 18GHz bands has led to modifications of the original specification.

2.1 Specifications

<table>
<thead>
<tr>
<th>Specification</th>
<th>Requirement</th>
</tr>
</thead>
<tbody>
<tr>
<td>Frequency range:</td>
<td>21.8 to 23.0 GHz. (23 GHz band)</td>
</tr>
<tr>
<td>R.F. Channel Bandwidth:</td>
<td>5.0 MHz.</td>
</tr>
<tr>
<td>Transmission Capacity:</td>
<td>2,048 MBit/s FULL DUPLEX.</td>
</tr>
<tr>
<td>Transmitted Spectum:</td>
<td>To meet mask (FCC/CCIR) (See Fig. 2.0).</td>
</tr>
<tr>
<td>Transmitter Power:</td>
<td>21.7 dBm. (150mW)</td>
</tr>
<tr>
<td>BER:</td>
<td>$&lt;10^{-7}$.</td>
</tr>
<tr>
<td>AGC Range:</td>
<td>50 dB.</td>
</tr>
<tr>
<td>Antenna Size:</td>
<td>60 cm.</td>
</tr>
<tr>
<td>Range:</td>
<td>100 m to 20 Km.</td>
</tr>
</tbody>
</table>
Operating Temperatures: -10°C to +55°C
Humidity: 95%
Interface: HDB3 120Ω balanced, all other aspects as per CCITT (International Telephony and Telegraphy Committee) recommendation G703.
System Diversity: No diversity; no protection switching.

POWER DENSITY REFERRED TO THE NOMINAL CENTRE FREQUENCY (f₀) FOR 14 MHz OR LOWER SPACING

Fig. 2.0 FCC/CCIR MASK
2.2 Applications
Foreseen applications for the proposed data link include the following:
1. Providing communication links for the Local Area Network (LAN).
2. As back-up systems for PCM cable routes.
3. As a permanent installation for communication between telephone exchanges and concentrators.
4. For emergency operation during working repairs of PCM routes.

2.3 Design Priorities
Of primary importance in development of this data link is the minimization of final product cost. Meeting all of the specification requirements mentioned in section 2.2 becomes trivial if the system complexity and hence cost are without restriction.

Another fundamental requirement is reliability and robustness. The equipment produced will be expected to operate continuously for long periods of time in outdoor extreme conditions, with maximum mean time between system failures.

Future requirements of higher channel capacities cannot be excluded. The system configuration chosen must therefore be conducive to future expansion to higher data rates.

The equipment must in addition be lightweight, portable and quick and simple to install.
CHAPTER 3

SYSTEM DESIGN CONSIDERATIONS

3.0 Introduction

Decisions regarding three inter-related aspects are of fundamental importance in developing the system to meet the given specifications. These are: modulation technique, system configuration and R.F. transmission (i.e. noise budget, system gain etc.).

3.1 Modulation Technique

3.1.0 Selection

The decision regarding choice of modulation technique has been largely dominated by consideration of implementation cost. Any modulation scheme involving AM or PM requires the use of expensive microwave components such as those employing PIN diodes. The fact that the spectrum of a continuous-phase FM signal falls-off as $f^{-4}$ as compared to $f^{-2}$ for AM and PM (as described in section 1.2.1) is another point in favour of some form of CP-FM. In addition, the $\pm 20$ ppm transmitter frequency stability required by the design specification makes it virtually obligatory to use an electronically-tuned R.F. source locked onto a crystal oscillator harmonic. This makes an FM technique even more attractive, since the circuitry required for frequency-modulating the R.F. carrier already exists.

Of the CP-FSK schemes considered in Chapter 1, MSK stands-out as the one whose performance in terms of parameters such as BER vs. SNR, bandwidth efficiency etc. is comparable to that of expensive schemes such as OK-QPSK. In addition, the fact that a relatively simple self-
synchronising implementation of MSK exists makes MSK an obvious choice.

3.1.1 Implementation Problems Foreseen

(a) Arranging for full-duplex operation can be a problem in a system employing baseband modulation of the R.F. carrier. This is because no reference carrier signal exists at the receiver, since it is baseband modulated for transmission in the reverse direction. (This reasoning assumes only one R.F. source at each end of the link.) Some means must therefore be devised to obtain a carrier signal at each end suitable for down-converting the received information signal.

(b) A fundamental requirement for MSK modulation is precise control of modulation index or "frequency deviation ratio" \( h \) (see Eqn. 1.4). Variation in \( h \) will produce phase-shifts \( \theta \neq \pi/2 \). A theoretical analysis of this problem is performed in Appendix A. It concludes that control of the modulation index to within 3.6\% of its nominal value will ensure a negligible contribution to the total bit errors, for a system \( BER \leq 10^{-7} \).
Fig. 3.0 VARACTOR DIODE FREQ. vs. VOLTAGE CHARACTERISTIC

The required precision in control of modulation index may be difficult to achieve due to the frequency/voltage characteristic of the varactor diode to be used in the R.F. source. Variations in temperature which would drift oscillator frequency cause the locked-source control-loop to adjust the voltage applied to the varactor. In this way the operating-point shifts along the varactor freq. vs. voltage characteristic. As can be seen in Fig. 3.0, the value f/v can vary by as much as a ratio of 5:1. Some form of compensation or feedback will therefore be essential to ensure that the correct signal voltage v is applied at any given temperature to produce the precise frequency-shift required.

3.2 System Configuration

Basic requirements of the system configuration are to:
(1) Permit full-duplex operation,
(2) Ensure image suppression,
(3) Limit spurious transmissions.

3.2.1 Suggested Configurations

(a)

In this configuration, transmission only occurs in one direction at a time. Each transceiver transmits in bursts, alternating with bursts from the opposite side. In this way an unmodulated carrier signal for down-conversion purposes is made available at the end which is receiving the particular transmission burst. To achieve the required continuous duplex capacity of 2,048 MBit/s therefore, actual transmission bursts occur at data-rates in excess of 4,096 MBit/s.

Problems:
1. No image suppression. When A transmits, the I.F. filter at B will admit all the difference-frequency spectral components output by the mixer. These include not only the \((f_0+70)-f_0\) components, but also the \((f_0+140)-(f_0+70)\) components (which may include the frequency band of the neighbouring channel.)
2. Duplex operation is achieved by complicated and wasteful means. Extensive digital control is required to hold the incoming 2 MBit/s datastreams in buffer stores at both ends, "packetise" the data and convert it into 4 MBit/s datastreams transmitted alternately in opposite directions for half the time. It is wasteful since transmission time and hence bandwidth is wasted during loop-turnaround. The minimum time period required to achieve loop-turnaround is determined by the acquisition times of the phase-locked-loops (PLL) used in the coherent carrier extraction circuitry. The minimum PLL acquisition times, in turn, are fixed by the minimum PLL capture-range required for the specified transmitter R.F. frequency stability.

3. Emissions from the receiver mixer at frequency \( f_0 + (f_0 + 70\text{MHz}) \) as well as harmonics and intermodulation products thereof may "leak" back through the circulator (undergoing an approx. 30dB attenuation) to the antenna. The power-level of these spurious out-of-band emissions is required by FCC/CCIR regulations to be at least 45dB below the transmission reference level at channel centre-frequency. (See FCC/CCIR mask in Fig. 2.0)
Fig. 3.2 DUPLEX BY CONTINUOUS TRANSMISSION USING DUAL R.F. SOURCES AT EACH END
(A) SCHEMATIC
(B) SPECTRUM

Duplex operation occurs here by simultaneous transmission in both directions. To achieve this, an additional R.F. local oscillator (L.O.) is required at each end purely for down-converting the received signal.

Note that inclusion of the bandpass filter at each end effectively suppresses the image spectrum. The filters
also serve to increase to approx. 60 dB. the attenuation encountered by spurious emissions in the path between the main down-conversion mixer and the antenna.

An additional advantage of this configuration is it's ability to save power if only simplex operation is required. This is done by placing the receiving-end in a "listening-only" mode where the transmit L.O. is turned-off. This is possible since it is the receive L.O. and not the transmit L.O. which is locked to a TCXO harmonic.

3.3 R.F. Transmission

3.3.0 Assumptions
Transmitter power $P_{tx} = 21.7\,\text{dBm (150 mW)}$
R.F. frequency $f = 23\,\text{GHz}$
Range $R = 20\,\text{Km}$
Minimum SNR $(S/N)_{\text{min}} = 12.5\,\text{dB (MSK for BER<10^{-7}})$
Rec. Noise Fig. $F_{\text{rec}} = 12\,\text{db}$
Noise Bandwidth $B_{n} = 2.5\,\text{MHz (SAW filter)}$

3.3.1 Degradation Budget
For a BER $< 10^{-7}$ the theoretical SNR required for MSK is approx. 12.5 dB. For an unprotected, non-diversity practical channel however, a higher SNR is required due to various channel imperfections. A listing of the degradation budget is shown in Table 3.0. Total degradation amounts to 3.8 dB. This is added to the theoretical 12.5 dB SNR requirement, bringing the practical required SNR to 16.3 dB.
<table>
<thead>
<tr>
<th>SYSTEM IMPAIRMENT</th>
<th>DEGRADATION</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. Modem Imperfections</td>
<td></td>
</tr>
<tr>
<td>(a) Phase (mod. index) errors at the modulator</td>
<td>0.5</td>
</tr>
<tr>
<td>(b) Intersymbol interference</td>
<td>0.6</td>
</tr>
<tr>
<td>(c) Carrier recovery phase noise [1.21]</td>
<td>0.1</td>
</tr>
<tr>
<td>(d) Jitter (incorrect sampling instants)</td>
<td>0.1</td>
</tr>
<tr>
<td>(e) Excess noise bandwidth of receiver</td>
<td>0.5</td>
</tr>
<tr>
<td>(f) Other hardware impairments (temp. variations, ageing etc.)</td>
<td>0.4</td>
</tr>
<tr>
<td>MODEM TOTAL</td>
<td>2.2</td>
</tr>
<tr>
<td>2. R.F. Channel Imperfections</td>
<td></td>
</tr>
<tr>
<td>(a) AM/PM conversion (minimal for MSK)</td>
<td>0.1</td>
</tr>
<tr>
<td>(b) Band limitation, channel group delay</td>
<td>0.3</td>
</tr>
<tr>
<td>[1.16]</td>
<td></td>
</tr>
<tr>
<td>(c) Adjacent R.F. channel interference</td>
<td>1.0</td>
</tr>
<tr>
<td>(d) Feeder and echo distortion</td>
<td>0.2</td>
</tr>
<tr>
<td>CHANNEL TOTAL</td>
<td>1.6</td>
</tr>
<tr>
<td>TOTAL DEGRADATION</td>
<td>3.8</td>
</tr>
</tbody>
</table>

[1.8]
Table 3.0 SYSTEM DEGRADATION BUDGET

3.3.2 Minimum Received Signal Level Required $S_{\text{min}}$

SNR required at the receiver input = $(S/N)_{\text{min}}$

$$= F_{\text{ee}} + 16.3 \text{ dB}$$

$$= 28.3 \text{ dB}$$

Receiver input noise: $N_{\text{min}} = kT_0B_n \ldots \ (3.1)$

$$= -109.9 \text{ dBm}.$$
Hence minimum input signal level at the receiver:

\[ S_{\text{MIN}} = N_{1N} + 28.3 \, \text{dB} \]
\[ = -81.6 \, \text{dBm}. \]

3.3.3 System Gain

If the transmitter and receiver are placed next to one another with no antennas attached (i.e. power received = power transmitted), then the amount by which the received power exceeds \( S_{\text{MIN}} \) is termed "System Gain \( G_s \)."

i.e. \[ G_s = P_t - S_{\text{MIN}} \ldots (3.2) \]
\[ = 21.7 \, \text{dBm} - (-81.6 \, \text{dBm}) \]
\[ G_s = 103.3 \, \text{dBm} \]

3.3.4 Propagation Losses

(a) Free space propagation loss:

\[ L_{FS} = 92.4 + 20 \log d + 20 \log f \, \text{[dB]} \ldots (3.3) \]

Where: \[ d = \text{path length in Km} \]
\[ f = \text{R.F. frequency in GHz}. \]

Hence:

\[ L_{FS} = 92.4 + 20 \log 20 + 20 \log 23 \]
\[ = 145.7 \, \text{dB} \]

(b) Atmospheric attenuation due to water vapour:

\[ L_{H_2O} \approx 0.25 \, \text{dB/Km at 23 GHz} \quad \text{(see Fig. 3.3)} \]

then \[ L_{H_2O} \approx 5.0 \, \text{dB over a path of 20 Km}. \]

Total propagation loss \( L_{\text{TOT}} = L_{FS} + L_{H_2O} \)

\[ L_{\text{TOT}} = 150.7 \, \text{dB} \]
Fig. 3.3 ATMOSPHERIC ATTENUATION AT MICROWAVE FREQUENCIES

3.3.5 Fade Margin

\[ FM = 30 \log d + 10 \log(6ABf) - 10 \log(1-R) - 70 \ [\text{dB}] \]  \quad (3.4)

Where:

(1-R) = Reliability Objective (\(= -40 \ \text{dB} \) for 0.01% outage)

A = Roughness factor = 4 for very smooth terrain
\qquad = 1 for average terrain
\qquad = 1/4 for very rough, mountainous terrain.

B = Factor to convert worst-month probability to annual probability = 1/2 for hot, humid areas
\qquad = 1/4 for average, inland areas.
Taking the worst case: \( AB = 2 \)
Then: \( \text{FM} = 33.4 \text{ dB} \) (includes rainfading)

### 3.3.6 Antennae Gains

For the system to operate within the required specifications under worst-case conditions, it is necessary that:

\[
G_S + (G_{TX} + G_{RX}) - L_{TOT} - \text{FM} \geq 0 \quad \ldots \quad (3.5)
\]

Where: \( G_{TX} \) and \( G_{RX} \) are transmitter and receiver gains respectively.

Hence:

\[
G_{TX} + G_{RX} \geq L_{TOT} + \text{FM} - G_S \\
\geq 80.50 \text{ dB}
\]

Assuming \( G_{TX} = G_{RX} = G \), then \( G = 40.25 \text{ dB} \).

Antenna gain:

\[
G = \frac{4\pi\eta A}{\lambda^2} \quad \ldots \quad (3.6)
\]

Where: \( A = \) cross-sectional antenna intercept area
\( \eta = \) antenna efficiency

Assuming \( \eta \approx 55\% \) then:

\[
A = \frac{\lambda^2 G}{(4\pi\eta)} = 0.2607 \text{ m}^2
\]

Hence antenna diameter

\[
d = \sqrt{\frac{4\pi A}{\eta}} \quad \ldots \quad (3.7)
\]

\[
d = 57.6 \text{ cm}
\]

The antenna size required is therefore within the 60 cm limit given in the design spec. Note that this size antenna would be necessary only for those applications where a range of approximately 20 Km is required. A quick-release mechanism for changing antennas would allow smaller antennas to be used in urban, short-range applications.
REFERENCES

CHAPTER 4

TRANSMISSION SIMULATION

4.0 Introduction

A fairly comprehensive evaluation of the performance of various modulation schemes has been made in the literature (and summarised in Chapter 1). Why then, the need to simulate? The answer is that this specific application poses some problems to which no reference has been found in any of the past publications on the subject. It also has a unique combination of system parameters which make it unlike many systems described in these publications, making it difficult to draw relevant conclusions from the results presented.

By means of simulating the proposed MSK transmission link, information such as the following may be extracted:

(a) The effect on BER of errors in modulation index. This problem was outlined in section 3.1.1 and a theoretical analysis was performed in Appendix A. However, the results obtained are less than adequate because:
    (i) Only the case where the f/v varactor characteristic may be assumed locally linear was considered.
    (ii) The analysis makes the simple assumption that once the cumulative phase error $\theta$ has exceeded $\pi/2$ radians, its value is reset to zero. While intuitively it seems feasible that cumulative phase error may be eroded by phase adjustments of the coherently extracted carrier, no convincing proof could be given.

(b) MSK performance in the presence of adjacent-channel and co-channel interference represented by a CW in-band interferer 10 dB or 15 dB down in power from the desired
signal. This factor is of major importance in the urban application where many radio links may be operated within a small geographical area. Although a similar investigation has been performed by Fang [4.1], the type of system for which his results were recorded is vastly different to that proposed here. He used a system employing non-linear amplification, hard-limiting and pulse-shaping filters.

In addition, developing a working MSK modulator/demodulator for simulating data transmission gives invaluable insight into unforseen problems in implementing an MSK scheme. It also provides a useful test-bed facility for assessing the effects of any system modifications which may later be proposed.

4.1 Simulation Strategy

Fig. 4.0 (A) ACTUAL R.F. DATA TRANSMISSION BY MSK
(B) SIMULATED MSK TRANSMISSION
The MSK transmitter and receiver front-end up to the main down-conversion mixer can be seen as a "black box". The data signal is applied at the input, and the corresponding MSK signal at intermediate frequency (I.F.) appears at the output. The black box can therefore be simulated simply by a module which produces the identical I.F. MSK signal at the output for a given data input. This module shall be called the "MSK I.F. Synthesizer". Demodulation and detection of the I.F. signal is performed exactly as proposed for the digital radio system.

Useful simulation tests which could be performed using the above configuration are described in detail in Chapter 7.

4.2 Modules Required

4.2.0 Pseudo-random Sequence Generator

The function of this module is to simulate the actual data to be transmitted. Although this is in fact also performed by the Data Transmission analyser (see Chapter 7), this equipment will only be available for limited periods for testing purposes. An alternative data source is therefore required. In order to produce a reasonably authentic data signal, a bit-sequence of considerable length is required. Control of the actual bit-rate would also be an advantage for two reasons:

(a) Experimentation with BER vs. BT, (B=channel bandwidth) can easily be performed by using a fixed bandpass filter and simply adjusting the bit-rate (while maintaining the correct mod. index for MSK and all other operating parameters constant.)

(b) The module could also be used for testing the feasibility of expanding to higher bit-rates, e.g. 8 MBit/s.
4.2.1 MSK I.F. Synthesizer
As will be explained later, due to a π radian phase ambiguity in the coherent carriers extracted at the receiver, differential encoding must be performed on the data signal before transmission. The MSK I.F. synthesizer serves to differentially-encode the input data and to then convert this bitstream into an MSK signal centred at the 70 MHz I.F. The facility for independent, external control of keyed frequencies \( f_1 \) and \( f_2 \) is also required. If sufficient range of frequency variation is possible, the module may be made flexible enough to permit use at higher data-rates, e.g. 8 MBit/s.

4.2.2 I.F. Amplifier and Filter
If meaningful BER vs. \( E_b/N_0 \) measurements are to be performed during simulation tests, the amplifier used in the simulation must have a Noise Figure \( F \) whose value is precisely known.

It must also be realised that the noise figure of the I.F. amplifier and insertion loss of the I.F. filter will have little effect on the overall noise figure of the receiver in the R.F. transmission system. This is due to the gain of the Low Noise Amplifier (LNA) situated in front of the I.F. stage (see Fig. 3.2A), since total noise figure is calculated as:

\[
F_{tot} = F_1 + \frac{(F_2-1)}{G_1} + \frac{(F_3-1)}{G_1 \cdot G_2} + \ldots \quad (4.1)
\]

Where: \( F_i \ (i=1,2,3\ldots) \) is the noise figure of the \( i^{th} \) receiver stage.

and: \( G_i \) is the gain of the \( i^{th} \) receiver stage.

During simulation tests, compensation must therefore be made for the discrepancy between actual I.F. stage noise figure and the total receiver noise figure in the real system. This may be done by making a suitable adjustment.
to the noise-level added to the MSK I.F. Synthesizer signal (as described in Chapter 7).

The most important requirements of the filter are:
(a) Minimal deviation from linear phase to avoid delay distortion. [3.1]
(b) Lowest possible Shape Factor SF in order to ensure minimum noise bandwidth for a given channel bandwidth, where:

\[ SF = \frac{40 \text{dB Bandwidth}}{3 \text{dB Bandwidth}} \]  \hspace{1cm} (4.2)

The system spec. requires 50 dB AGC (see Chapter 2). Since it is proposed to use logarithmic amplifiers in the actual system, they will also be used in the simulation. Information regarding MSK performance in the presence of the limiting introduced by logarithmic amplifiers can thereby be obtained.

4.2.3 Demodulator-Detector
Extraction of coherent carriers and their subsequent processing to produce a quadrature-channel matched-filter receiver structure is performed exactly as proposed for the MSK radio transmission system. (See Appendix A for a description of the principles of MSK demodulation).

The chosen scheme (shown in Fig. 4.1) for generating I- and Q-channel carrier signals avoids \( \pi/2 \) radian \( (n=1,2,...) \) phase-ambiguity. Although a phase ambiguity of \( \pi \) radians remains due to the frequency/2 operation performed, this can be satisfactorily dealt with by differentially-encoding the input data signal. The corresponding decoding process is then performed at the receiver.
Fig. 4.1 GENERATION OF I- AND Q-CHANNEL PHASE REFERENCES

Detection filters perform the convolution integrals, then decisions on symbol-states are made by clocked threshold detectors. Finally, channel differential decoders and a bit-interleaving network reconstruct the differentially encoded 2 Mbit/s bitstream. A final differential decoder produces the original input bitstream.

Fig. 4.2 MSK DEMODULATION-DETECTION
REFERENCES

CHAPTER 5

DEVELOPING TRANSMITTER SIMULATION MODULES

5.1 Pseudo-random Sequence Generator

The data-rate of the NRZ bitstream produced is controlled by the frequency of the sinusoid applied at the input. Allowance for a weak input signal - say, $P_i \geq -30$ dBm should be made. Module input and data output are terminated into 50Ω.

5.1.1 Line Receiver

FUNCTIONS: Convert the input signal ($P_i \geq -30$ dBm) into a TTL clock signal. Use hysteresis to avoid multiple switching at zero-crossing instants.

CIRCUIT:

Fig. 5.1 (A) LINE RECEIVER CIRCUIT

(B) TRANSFER CHARACTERISTIC
NOTES: The LM361 high-speed differential comparator used has a response time of 14 ns (see Appendix B for device data-sheets), permitting good performance at frequencies in excess of 8 MHz. The 15 pF capacitor in the feedback circuit assists in speeding-up the response.

5.1.2 Feedback Shift Register (F.S.R.)

With limited amounts of hardware feedback shift registers may be constructed which yield long sequences of 1's and 0's before the sequences repeat in a deterministic manner.

Sequences which are of maximum length, \((2^n-1)\) bits long for an \(n\)-stage F.S.R., are called \(m\)-sequences. The choice of pick-off points for the feedback connection determines whether or not a sequence will be of maximal length. One pick-off point must be at the final stage of the register. A position short of the final stage would result in no contribution to the feedback process from the content of stages after the pick-off.

![Fig. 5.2 A GENERALISED F.S.R.](image)

**Fig. 5.2** shows the general form of an F.S.R. with linear feedback comprising modulo-two additions. Each stage \(x_i\) is connected through a scalar multiplier \(a_i\) to the summing network. If \(a_i = 1\) this represents a closed connection and \(x_i\) is included in the feedback path. If \(a_i = 0\), then \(x_i\) is
omitted. Thus if \( x' \) represents the new contents of a stage, then:

\[
\begin{align*}
x_{1}' &= a_1 x_1 + a_2 x_2 + a_3 x_3 + \ldots + a_n x_n \\
x_{2}' &= x_1 \\
x_{3}' &= x_2 \\
&\quad \vdots \\
x_{n-1}' &= x_{n-2} \\
x_n' &= x_{n-1}
\end{align*}
\]

(Where + represents modulo-2 addition.)

Reversing the order used previously, these simultaneous equations may be written in matrix form as:

\[
\begin{bmatrix}
x_1' \\
x_{n-1}' \\
\vdots \\
x_{3}' \\
x_2' \\
x_1'
\end{bmatrix} =
\begin{bmatrix}
0 & 1 & 0 & 0 & \ldots & 0 \\
0 & 0 & 1 & 0 & \ldots & 0 \\
\vdots & \vdots & \vdots & \vdots & \ddots & \vdots \\
0 & 0 & \ldots & 0 & 0 & 1 \\
0 & 0 & \ldots & 0 & 0 & 1 \\
-a_1 & a_2 & \ldots & a_n & -1 & a_1
\end{bmatrix}
\begin{bmatrix}
x_n \\
x_{n-1} \\
\vdots \\
x_3 \\
x_2 \\
x_1
\end{bmatrix}
\]

or

\[X' = T \cdot X \quad \ldots \quad (5.1)\]

Where \( T \) is a transition matrix which changes a current state \( X \) of the register into the next state \( X' \). Application of the transition matrix \( T \) repeatedly will take the register through a succession of states, namely:

\[X, TX, T^2 X, T^3 X \ldots \]

i.e. \( X, TX, T^2 X, T^3 X \ldots \) etc.

For a register with \( n \) stages there is a maximum possible set of states, namely \( 2^n \). The sequence of states must therefore be periodic, implying that some integer \( K \) exists, with \( 1 \leq K \leq 2^n \) for which:

\[T^K X = X \quad \ldots \quad (5.2)\]
The smallest value of \( K \) to satisfy the relation is then the period of the sequence.

The state \( X=0 \) cannot proceed to any other non-zero state. A sequence of period one follows a starting state of \( X=0 \). The remaining \( 2^n - 1 \) states may form one (m-sequence) or more sequence with periods between 1 and \( 2^n - 1 \) (m-sequence).

A square matrix has a characteristic polynomial \( Q(s) \) defined as:

\[
Q(s) = |I - sI| \quad \ldots (5.3)
\]

where \( I \) is the unit matrix. In general, an n-stage f.s.r. is described by an nxn transition matrix which yields a characteristic polynomial of degree n. Polynomials which relate to f.s.r.'s yielding m-sequences are of particular interest. Such polynomials are always irreducible, however not all irreducible polynomials provide m-sequences. [5.1]

An irreducible polynomial providing an m-sequence for a 24-stage f.s.r. is:

\[
Q(s) = s^{24} + s^7 + s^2 + s + 1 \quad \ldots (5.4)
\]

[5.2]

To establish the feedback connections for an n-stage register corresponding to a given polynomial, take each term \( s^k \) and write a term \( x_{n-k} \) in the feedback equation. Repeat for all \( k<n \), interpreting 1 as \( s^0 \). The feedback equation for a 24-stage register is then:

\[
x_1' = x_1 + x_2 + x_3 + x_4 \quad \ldots (5.5)
\]

(Where + represents mod-2 addition)
Fig. 5.3 24-STAGE F.S.R. FEEDBACK CONNECTIONS

This f.s.r. exhibits a bit-sequence of length:

\[ 2^{24} - 1 = 16777215 \]

When clocked to produce a bit-rate of 2,048 MBit/s, the sequence repeats after 8.19 seconds.

Note that it is essential to ensure that the f.s.r. never enters the all-0's state on power-up, since the state \( X=0 \) cannot proceed to any other non-zero state. To avoid this, a HI pulse of duration approx. 1ms is modulo-2 added to the feedback signal immediately after power-up.

Fig. 5.4 COMPLETE F.S.R.

The function of the diode in the monostable circuit is to ensure rapid capacitor discharge and hence monostable operation even for momentary power rail intermittances.
Fig. 5.5 SPECTRUM ANALYSER DISPLAY OF PSEUDORANDOM DATA SIGNAL (20 MHz/Division setting).

Note that the reduced level of the first spectral lobe is due to the low-frequency response of the spectrum analyser.

5.2 MSK I.F. Synthesizer

As shown in Fig. 5.6, the functions performed within this module permit its subdivision into 5 sub-modules:

Fig. 5.6 MSK I.F. SYNTHESIZER SCHEMATIC
A brief description of each sub-module will be given, followed by a look at the unit as a whole and an appraisal of its performance.

5.2.1 Line Receiver
This is identical to that described in Section 5.1.1.

5.2.2 Differential Encoder
FUNCTION: This can best be described by means of a truth table and schematic:

<table>
<thead>
<tr>
<th>$b((n-1)T)$</th>
<th>$b(nT)$</th>
<th>$k(nT)$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Fig. 5.7 DEFINING THE DIFFERENTIAL-ENCODER FUNCTION

CIRCUIT: Since flexibility is required in terms of the data transmission rate, control of the delay duration is necessary to ensure that it is always equal to the bit-duration $T$. This is most easily achieved by means of a clocked shift-register:

Fig. 5.8 DIFFERENTIAL-ENCODER CIRCUIT

To avoid the possibility of a "race" condition where the shift-register is clocked at the same instant as a bit transition occurs at the input,
the facility is provided for inverting the clock signal by manually operating a switch.

5.2.3 Voltage Controlled Oscillator (VCO)

**FUNCTION:** Produce a 0 dBm sinusoidal output whose frequency varies linearly from 68 MHz to 72 MHz on variation of a control voltage input in the range 0 to +15V. Data signals of rates up to 8Mbit/s on the control input should also not result in > 10% amplitude modulation of the output signal.

**CIRCUIT:**

![VCO Circuit Diagram](image)

Fig. 5.9 VCO CIRCUIT

As shown in Fig. 5.10, the VCO frequency/voltage characteristic is extremely linear over the range 68-72 MHz. In that range, linear correlation coefficient $r = 0.9997$. Where $r$ is defined as:

$$r = \frac{(N\Sigma xy - \Sigma x \Sigma y)/\sqrt{(D_x D_y)}}{N} \ldots \ldots (5.6)$$

Where: $D_x = N\Sigma x^2 - (\Sigma x)^2$

$D_y = N\Sigma y^2 - (\Sigma y)^2$

$x, y$ are co-ordinates of points

$N$ is the number of points used.
Note: \( |r| = 1 \) for a straight line and 0 for uncorrelated data.

![Graph showing VCO Transfer Characteristic](image)

Fig. 5.10 VCO TRANSFER CHARACTERISTIC

### 5.2.4 Differential Encoder-VCO Interface

**FUNCTIONS:** To convert the TTL data signal (Fig. 5.11 A) from the differential-encoder into a signal suitable for driving the VCO (Fig. 5.11 B). \( V_{c1} \) and \( V_{c2} \) should be externally, independently variable.

![Signal waveforms](image)

Fig. 5.11 DATA SIGNALS

**CIRCUIT:** Applying a high frequency (up to 8 MBit/s) signal to the control input of the VCO is difficult due to the low-pass filter effect of \( Z_{out} \) and \( C_{tot} \).

Also, the varactor reactance at resonance:

\[
X_{c2} \mid f = 70 \text{MHz} \approx 56\Omega
\]
Z cannot be reduced below ≈ 100X = 5kΩ for fear of reducing the Q of the VCO tank circuit. Solution: make Z mostly inductive to take advantage of the decade (approx.) frequency difference between the control signal and the oscillator signal. A small amount of series resistance is also included for damping the series resonant circuit produced.

![Figure 5.12 INTERFACE CIRCUIT](image)

**Fig. 5.12 INTERFACE CIRCUIT**

Figure 5.13 shows an oscilloscope display for the signal applied to the VCO varactor diode (2MBit/s).

![Figure 5.13 VCO CONTROL SIGNAL](image)
The MSK I.F. spectrum produced for a 2MBit/s datastream as seen on a spectrum analyser display is shown in Fig. 5.14.

![MSK I.F. Spectrum](image)

**Fig. 5.14** MSK I.F. SPECTRUM

![Transmitter Simulation Modules](image)

**Fig. 5.15** TRANSMITTER SIMULATION MODULES
REFERENCES


CHAPTER 6

DEVELOPING RECEIVER MODULES

6.0 Introduction

At the receiver, the I.F. MSK signal is first amplified to a level which is constant and suitable for signal processing. It is also passed through a band-pass filter to exclude excess noise and interference. The band-pass filtered information signal is fed to a synchronisation structure where the carrier and clock references are reconstructed, as well as to a two-channel Bayes detector (see Fig. 6.0). Cruz and Simpson [6.1] have found that probability of error is greatly affected by the characteristics of the synchronisation structure. Attention will therefore be given to optimising this structure before dealing with the detector module.

Fig. 6.0 MSK RECEIVER SCHEMATIC

6.1 I.F. Amplifier and Filter
6.1.1 Amplifier Requirements

Input Sensitivity: \( S_{i_n} \) (min) \( \approx -85 \) dBm.
Dynamic Range: 50 dB (i.e. \( S_{i_n} \) (max) \( \approx -35 \) dBm.)
Output Signal-level: 0 dBm.
Noise Figure: Constant and precisely known.
Delay Distortion: Deviation from linear phase \(< 2^\circ\) over the range 68 MHz to 72 MHz.

Total Noise Figure \( F \) of a multi-stage amplifier is given by Equation 4.1. Considering that logarithmic amplifiers are to be used (gain of these stages varies with varying signal-level), it is clear that total noise figure will not be constant but be a function of the input signal-level. If however, a high-gain linear amplifier is placed at the front-end, the contributions of later stages to overall noise figure are proportionally reduced. The variations in noise figure described could therefore be reduced to an insignificant level, provided the front-end stage has sufficient gain.

6.1.2 Filter Requirements

Bandwidth: 2,5 MHz centred at 70 MHz.
Delay Distortion: Deviation from linear phase \(< 2^\circ\)
                   (Group delay \(< 15 \) nS.)
Max. Pass-band atten.: As small as possible, but can be compensated-for by extra amp. gain
(Insertion Loss)
Min. Stop-band atten.: 40 dB
Shape-Factor (Eqn. 4.2): \( \leq 2,0 \)

The stringent delay distortion requirement makes a discrete-element LC-filter realisation extremely difficult. The bandwidth is too wide to use a ceramic modular filter. Helical filters at 70 MHz are physically large, although the filter could perhaps be included at the 1,2 GHz stage. Helical filters in general also have a shape-factor \( \gg 2 \). The most suitable option appears to be a
Surface Acoustic Wave (SAW) filter, a typical response of which is illustrated in Fig. 6.1.

Andersen Model BPP-70-1300-3-132A used in High Density Multichannel Communication Systems.

Fig. 6.1 TYPICAL SAW FILTER FREQUENCY RESPONSE

The major disadvantage of SAW filters is the large insertion loss $L_{in} \approx 25 \, \text{dB}$. This can however be compensated for by increasing amplifier gain.

6.1.3 Amplifier/Filter Stage Configuration

Selecting the best amplifier/filter stage configuration can be accomplished most easily by means of a signal-level vs. stage chart:
Fig. 6.2 AMP./FILTER SIGNAL-LEVEL vs. STAGE CHART

Note that the chart traces-out the signal levels at stage outputs for the two cases: $S_{1,n} = S_{1,n}^{(\text{min})}$
and: $S_{1,n} = S_{1,n}^{(\text{max})}$

How are the most important configuration design criteria identified on the above chart?
- Curves must meet at or before the final stage output to ensure a constant level output for maximum variation of the input signal level.
- Neither curve may exceed $+10\text{dBm}$ at the output of stage 2, since this would exceed the SAW filter input limitations.
- An essential characteristic is the steep positive slope at the first stage—i.e. high gain at the front-end to limit the contribution of later stages to the total noise figure.
6.1.4 Amplifier Stage Modules

6.1.4.1 Low Noise Amplifier (LNA)
The circuit (illustrated in Fig. 6.4) exhibits a wide dynamic range capability (>50 dB), a noise figure $F \approx 2.0 \text{dB}$ (for $R_{\text{load}} \approx 200 \Omega$) and bandwidth $\approx 150 \text{ MHz}$. It consists of 2 stages of SL560C R.F. Amplifier (see Appendix B for device data-sheets), the first stage giving 20 dB gain and the second 15 dB.

6.1.4.2 Logarithmic Amplifiers
The SL1613C Wideband Log I.F. Strip Amplifier (see Appendix B for device data-sheets) provides a suitable
building-block for meeting our log. amp. requirements. The devices are suitable for direct-coupling which minimises the total component-count, since they can be simply cascaded. Each log-stage exhibits 12.5 dB gain at 70 MHz and a noise figure of 4.5 dB.

Amplifier stage no. 2 (see Fig. 6.3) then consists of four SL1613C cascaded log stages, while amp. stage no. 4 comprises 2 cascaded log stages.

6.1.5 Amplifier Performance

The noise figure of the complete I.F. amplifier and filter configuration can now be calculated (using Equation 4.1) for the full variation of input signal level.

\[
F_{\text{DR}} = S_{\text{in}}(\text{min})
\]

\[
F_{\text{DR}} = S_{\text{in}}(\text{max})
\]

Fig. 6.5 CALCULATING TOTAL NOISE FIGURE: (A) \(S_{\text{in}} = S_{\text{in}}(\text{min})\)

(B) \(S_{\text{in}} = S_{\text{in}}(\text{max})\)

For \(S_{\text{in}} = S_{\text{in}}(\text{min})\): \(F_{\text{DR}} = 2.0017 \text{ dB}\),
while for \(S_{\text{in}} = S_{\text{in}}(\text{max})\): \(F_{\text{DR}} = 2.7391 \text{ dB}\).

It will therefore be necessary to make an adjustment of \(\approx 0.7 \text{ dB}\) to the noise added to the information signal for BER vs. \(E_b/N_0\) tests when the signal level is attenuated to
-85 dBm. This will ensure a constant $E_b/N_0$ at the demodulator input.

The following amplifier performance results were obtained using the H.P. 8410C Network Analyser. The tests were performed under control of an H.P. 85 microcomputer using an accuracy enhancement package. The filter and final log. amp. stage were omitted for this test. Total gain is shown as $G_v \approx 66$ dB since the sweep oscillator output signal level was set at -66 dBm. The last 2 SL1613C's in the logarithmic amplifier were therefore limiting.

![Graphs showing amplifier performance results](image)

Fig. 6.6 AMPLIFIER PERFORMANCE TESTS RESULTS
6.2 Carrier and Clock Synchronisation

As is apparent from the MSK spectrum illustrated in Fig.'s 1.18 and 5.14, the direct extraction of coherent carriers from an MSK signal is virtually impossible. This is due to the power-efficient nature of MSK in transmitting only negligible carrier power, unlike FSK with large deviation-ratio (see Fig. 1.8). This problem is solved by passing the MSK signal through a frequency-doubler, purely for the purpose of extracting phase-coherent carriers. This results in a change in modulation format from MSK to FSK (h=1,0), since carrier frequency-spacing has doubled while data-rate has remained the same. These double-frequency carriers may now be extracted by means of phase-lock-loops, and the frequency subsequently halved.
6.2.1 Phase-Lock-Loop Design Criteria

The synchronisation performance parameter $\delta$ is defined as:

$$\delta = \frac{1}{B_L T (1 + N_0 B_x T/2E_b)} \quad \cdots \quad (6.1)$$

where:
- $B_L \equiv$ Two-sided Phase-lock-loop (PLL) bandwidth
- $B_x \equiv$ Band-pass filter bandwidth (assumed large enough to pass the signal component without distortion).
- $T \equiv$ Bit period

Using Equation 1.15 this can be simplified to:

$$\delta = \frac{1}{B_L T (1 + N/2S)} \quad \cdots \quad (6.2)$$

where:
- $S/N \equiv$ Signal-to-Noise ratio (SNR) at the bandpass filter output.
- and: assuming noise bandwidth $B_n \approx B_x$
In Fig. 6.9 the average probability of error vs. SNR is plotted for different values of $\delta$ with $BT=\infty$. ($B \equiv$ Channel bandwidth).

![Graph of Probability of Error for MSK](image)

Fig. 6.9 PROBABILITY OF ERROR FOR MSK

It can be seen that for $\delta > 5$, the references are virtually perfect. However, for values of $\delta < 5$, the performance of the MSK system is severely degraded. (Note that the above curves are the results of an analysis where a first order loop was assumed. However, they are a good approximation for the case of a second order loop where loop SNR is sufficiently large. [6.1])

Design of the synchronisation structure should therefore aim at ensuring that $\delta$ is large. This would imply minimising loop bandwidth $B_L$ and channel bandwidth $B_R$. But it has been assumed that $B_R$ is large enough to pass the MSK signal without distortion. Our strategy should therefore be to consider Equation 6.2 instead of 6.1,
substituting S/N = 12.5 dB which is the minimum required for a BER ≤ 10^-7 for MSK. This effectively leaves only B_u under our control in designing the synchronisation structure to maximise the parameter δ.

The question that now arises is whether a minimum limit exists for loop bandwidth due to carrier drift. For this case where variations occur in carrier frequency, two loop performance parameters are of importance, namely: "pull-in frequency" f_p, and "pull-out frequency" f_o.

**Pull-in Frequency**

If the loop contains a perfect integrator, pull-in will be accomplished no matter how large the initial frequency error. (Assuming no unwanted d.c. offsets in the loop and neglecting clipping limits of the integrator.) In a real loop filter, the largest frequency difference for which the loop can still pull into lock is called the "pull-in limit" f_p. This may be calculated by:

\[
 f_p \approx \frac{(2K_vK)\pi}{2\pi} \quad (6.3)
\]

[6.2]

Where: \( K_v = K_o K_d F(0) \)

and: \( K = K_v K_d F(\infty) \)

and \( F(0) = \) d.c. gain of entire loop filter
while \( F(\infty) = \) d.c. gain of high-frequency path.

(see Fig. 6.11 and Equation 6.5)

The pull-in range may therefore be made as large as required simply by using a large d.c. gain \( K_v \). This means that large pull-in can be achieved with as narrow a loop- (and therefore noise-) bandwidth as necessary; the two parameters are independent.

**Pull-out Frequency**

If the received carrier undergoes a large frequency step, the loop may unlock, skip a number of cycles and lock-up once again. There is a frequency-step limit
below which the loop does not skip cycles but remains "in-lock"; this is known as the "pull-out frequency" $f_a$. According to Gardner [6.2] $f_a$ is related to the loop natural frequency $w_n$ and damping-factor $\zeta$ as follows:

$$w_a = 1.8 \cdot w_n (\zeta + 1) \ldots (6.4)$$

Where: $w_a = 2\pi f_a$

Pull-out frequency $f_a$ is therefore related to loop bandwidth. The limit for the required $f_a$ of the loop is determined by the frequency stability of the received carriers.

Drift in I.F. carrier frequencies is as a result of transmitter and receiver R.F. local oscillators drifting relative to one another.

The R.F. local oscillators are to be locked onto temperature-compensated-crystal-oscillators (TCXO's), which means a stability of $\leq$2ppm can be expected. Allowance must be made for the case where one oscillator drifts up and the other oscillator drifts down (they are at different locations), and vice-versa. Total maximum relative drift is then: $df = 2 \cdot 2 \cdot 10^{-6} \cdot 23GHz = 184$ KHz.

But the I.F. signal is passed through a frequency doubler before entering the synchronisation structure, which means maximum relative drift $df = 2 \cdot 184 = 368$ KHz.

It is difficult to estimate the maximum instantaneous step in carrier frequency which can be expected to result from crystal instability etc. But a safe value should be approx. 50% Total expected carrier drift; i.e. approx. 184KHz.

**Summarising:**
We therefore require $f_{\text{lo}} \geq 368 \text{ KHz}$ and $f_{\text{ro}} \geq 184 \text{ KHz}$ in order to follow variations in I.F. carrier frequencies due to R.F. locked-source crystal instability. We also, however, require the double-sided loop bandwidth $B_L$ small enough to ensure $\delta \geq 5$, assuming SNR at the output of the bandpass filter is 12.5 dB. Design of the PLL can now proceed on the basis of these criteria.

6.2.2 Phase-Lock-loop (PLL) Characteristics

![SQUARE-LAW TRACKING LOOP SCHEMATIC](image)

The closed-loop transfer function $H(s)$ is given by:

$$\Theta_e(s) = H(s) = \frac{2K_v K_d F(s)}{s + 2K_v K_d F(s)} \quad \ldots \quad (6.5)$$

Where: $K_v$ is the VCO gain factor,

$K_d$ is the Phase-detector gain factor,

$F(s)$ is the filter transfer function.

The Type of a loop is a number equal to the number of perfect integrators within the loop. Any PLL is at least a Type I loop because of the perfect integrator in the VCO. This can be seen from the VCO transfer function.
\[ \theta_s(s) = K_v \, V_c(s)/s \quad \ldots \quad (6.6) \]

If the loop filter contains one perfect integrator, then the loop is Type II. From control theory it is known that a Type II feedback system is required to achieve zero displacement error for a step constant velocity input. This analogy to a PLL implies that a Type II loop is required to achieve zero phase error for a step frequency input. On power-up the loop VCO frequency will rarely be precisely the same as that of the carrier signal received at the loop input. This effectively represents a step constant frequency input (assuming frequency drift rate is negligible). For phase-coherent demodulation, zero phase error between extracted carriers and the information signal is required. One can therefore conclude that a Type II loop is necessary.

A second-order PLL with a high gain active filter approximates a Type II loop, whereas a PLL with a passive filter is Type I.

The type of active filter used is shown in Fig. 6.11(A), while a pole-zero plot is given in Fig. 6.11(B). A pole positioned at the s-plane origin produces the "perfect integrator" operation (and lagging phase-response), while a zero is situated on the negative real axis at \( \sigma = -1/\tau_2 \) (with associated leading phase response). Hence the name "lag-lead filter". Fig. 6.12(A) shows the loop Bode plot, illustrating the way in which the filter zero is positioned to ensure a reasonable phase-margin (i.e. the amount by which the open-loop phase-shift \( \phi \) differs from \( \pi \) radians for open-loop gain = 0dB).
The transfer function for this filter:

\[
F(s) = \frac{-A(sC + 1)}{sC + 1 + (1 + A)(sC_1)}
\]  \hspace{1cm} (6.7)

Which, for large A is approximately:

\[
F(s) \approx -\frac{(sT_2 + 1)}{sT_1}
\]  \hspace{1cm} (6.8)

Where:

\[
T_1 = R_1C
\]

\[
T_2 = R_2C
\]

Substituting into Equation 6.5 and simplifying yields a closed-loop transfer function of the form:

\[
H(s) = \frac{2\hat{\gamma}w_n s + w_n^2}{s^2 + 2\hat{\gamma}w_n s + w_n^2}
\]  \hspace{1cm} (6.9)

Where: \(w_n\) = natural frequency of the loop

\[= (2K_e K_d / T_1)^\gamma\]

and: \(\hat{\gamma}\) = damping factor

\[= (T_2 / 2) (2K_e K_d / T_1)^\gamma = T_2 w_n / 2\]
Fig. 6.12 (A) BODE-PLOTS: OPEN LOOP GAIN AND PHASE \[6.2\] (B) ROOT-LOCUS PLOT

The frequency response for a high-gain second-order loop for various values of damping-factor is illustrated in Fig. 6.13. It can be seen that the loop performs a low-pass filtering operation on phase inputs. It is common practice to design second-order loops with a damping factor:

\[ \zeta = \frac{1}{\sqrt{2}} = 0.707 \]

For this case the closed-loop poles lie on the same vertical line as the filter zero (see Fig. 6.12(B)). From Fig. 6.12(A) it can also be seen that \( \zeta = 0.707 \) ensures that the phase-lead breakpoint occurs above the unity gain point as required for loop stability.
As given in Equation (6.4), the pull-out frequency $f_{oa}$ is related to the loop natural frequency $w_n$ and damping-factor $\xi$ as follows:

$$w_{oa} = 1,8 \cdot w_n (\xi + 1)$$

Where: $w_{oa} = 2\pi f_{oa}$

The required pull-out frequency $f_{oa} = 184$ KHz and selecting a damping-factor $\xi = 0,707$, we solve for $w_n$:

$$w_n = w_{oa} / [1,8(\xi + 1)] = 376263 \text{ rad/s}.$$  
\[\text{i.e. } f_n = 59,884 \text{ KHz}\]

The 3dB loop bandwidth $B_L$ can now be calculated according to Equation 6.9:

$$B_{3\text{dB}} = (\omega_n / 2\pi)[2\xi^2 + 1 + (2\xi^2 + 1)^2 + 1]^{\frac{1}{2}}$$  \hspace{1cm} (6.10)

Substituting for $\xi$ and $w_n$ yields:

$$B_{3\text{dB}} = w_n / 2\pi(2,058) = 123,2 \text{ KHz}.$$  

The double-sided bandwidth is then: $B_L = 2 \cdot B_{3\text{dB}}$
The parameter $\delta$ for the loop (as defined in Equation 6.2) can now be calculated. Assuming a SNR at the filter output of 12.5 dB (the minimum required for BER $\leq 10^{-7}$ for MSK):

$$\delta = 7.88 \text{ for a 2 Mbit/s data-rate}$$

6.2.3 PLL Sub-Modules – Circuitry and Performance

6.2.3.1 The Phase-Discriminator

The SL6440 high-level mixer is used (see Appendix B for device data-sheets). D.C. coupling is required at the output to pass-on phase error information when frequency error $= 0$. Fig. 6.14(B) illustrates the transfer characteristic measured for the circuit shown in Fig. 6.14(A).

![Fig. 6.14 PHASE-DISCRIMINATOR: (A) CIRCUIT (B) TRANSFER CHARACTERISTIC](image)

The phase-comparator output $v_0 \approx 3\sin \theta_0$ [V]

$$\approx 3\theta_0 \text{ for } |\theta_0| < < \pi/2 \text{ rad}.$$  

where: $\theta_0 = (\theta_{in} - \theta_{ref})$

Now, $K_\delta(\theta) = dv_0/d\theta = d(3\sin \theta)/d\theta = 3\cos \theta$

i.e. $K_\delta(0) = 3 \text{ V/rad}$.

Better to take an average over $-\pi/2 \leq \theta \leq \pi/2$
Then $K_d \approx 6V/\text{rad.} = 1.9\, V/\text{rad.}$ \hspace{1cm} (-\pi/2 \leq \theta \leq \pi/2)

For mixer-type phase discriminators, a phase-shift between the received carrier and the local oscillator signal of approx. $\pi/2$ radians is always present when the loop is phase-locked. To compensate for this, a $\pi/2$ radian phase-shifter is included in the loop as shown in Fig. 6.15. This modification has no effect on the closed-loop transfer function as it only serves to cancel an inherent error in the phase-discriminator.

![Diagram](image)

Fig. 6.15 PLL WITH $\approx \pi/2$ RADIAN PHASE-ERROR CANCELLATION

6.2.3.2 The VCO
The same VCO design as used in the MSK I.F. synthesizer is employed here. The VCO gain constant $K_v$ can be measured from Fig. 5.10.

This gives $K_v \approx 13,10^6 \, \text{rad. s}^{-1}/\text{volt}$.

6.2.3.3 The Active Filter
Time constants $\tau_1 = R_1 C$ and $\tau_2 = R_2 C$ (see Fig. 6.11) can now be calculated as follows:

Equation 6.9 gives:

$$\omega_n = \left(2K_v K_d / \tau_1 \right)^*$$

Substituting values for $\omega_n, K_v$, and $K_d$ and solving for $\tau_1$ yields: $\tau_1 = 87.7 \cdot 10^{-6} \, \text{sec.}$
Also from Equation 6.9:
\[ \xi = \frac{T_2 \omega_n}{2} \]

Substituting \( \xi = 0,707 \) and \( \omega_n \) gives:
\[ T_2 = \frac{2\xi}{\omega_n} = 1,88 \times 10^{-6} \text{ sec.} \]

Fig. 6.16 ACTIVE FILTER CIRCUIT

An LF356 high-speed operational amplifier was used (see Appendix B for device data-sheets) to ensure good filter attenuation at high frequencies. Preventing carrier frequencies and multiples thereof (i.e. \( f \geq 70 \text{ MHz} \)) from arriving at the active filter input is necessary since these reduce amplifier gain due to slew-rate limitation. A first order low-pass filter is included between phase-discriminator and active filter for this purpose. The breakpoint of this filter is placed sufficiently high above the difference-frequency signals of interest at the phase-discriminator output so that loop gain is not affected in terms of magnitude or phase.

An adjustable bias voltage on the non-inverting input on the op-amp is required to zero-out the d.c. offset on the signal from the phase-discriminator. The resistive network (effective resistance \( \approx 140 \text{ K}\Omega \)) across the
feedback capacitor is to prevent saturation.

Fig. 6.17 FREQUENCY CHARACTERISTIC OF THE ACTIVE FILTER

6.2.3.4 Frequency-Doubler + $\pi/2$ Radian Phase-Shifter

Once again the SL6440 high-level mixer is used (see Appendix B for device data-sheets). However, the usual application of this device is the down-conversion of an R.F. or I.F. signal by mixing with a L.O. signal of similar frequency to yield a baseband signal. The device has therefore been designed to maximise the level of difference-frequency components, while sum-frequency components have been suppressed as much as possible.

In the frequency-doubler application, the identical signal $\cos A$ is fed into both input ports of the device, yielding an output:

$$\cos^2 A = \frac{1}{2}(1+\cos 2A)$$

i.e. a d.c. term + a sum-frequency term.

Obtaining maximum sum-frequency output levels involves using a common-mode output stage and coupling the 2 positive power rail inputs.
6.2.4 Lock Indicator

The method of lock detection to be employed is known as the "quadrature phase detector". This phase detector has the received carrier signal applied as one input and a $\pi/2$ radian phase-shifted version of the local oscillator signal as the other. As shown in Fig. 6.14(B), the loop phase discriminator has an output voltage proportional to $\sin\theta$. (i.e. zero for $\theta=0$). The filtered output of the quadrature phase-detector must therefore be proportional to $\cos\theta$. (i.e. a maximum for $\theta=0$). "The magnitude of this output voltage, relative to that obtained from a noise-free stable input, provides a measure of the quality of lock. (If $\theta$ jitters, the average of $\cos\theta < 1$)." [6.2]
Design of the smoothing filter is important for satisfactory operation of the lock indicator. Excessive filtering delays lock indication, while insufficient filtering permits noise to pass through, producing a flickering lock indication and the false indication of lock or loss of lock.

Fig. 6.19 SQUARE-LAW TRACKING LOOP WITH LOCK INDICATOR

Fig. 6.20 LOCK INDICATOR SMOOTHING FILTER:
(A) CIRCUIT
(B) ATTENUATION RESPONSE
6.2.5 Producing a Clock-Signal at the Receiver

The PLL's described in preceding sections (and shown in receiver schematic Fig. 6.0) serve only to faithfully reproduce phase-coherent versions of signals \( \cos(2\pi f_1 t) \) and \( \cos(2\pi f_2 t) \). These are simply the two sinusoids which are "keyed" at the transmitter. Processing of these signals is still required (as shown in Fig. 6.0) in order to produce a clock signal as well as weighted quadrature carriers as required for "matched-filter" phase quadrature demodulation.

By definition, for MSK: \((f_1-f_2)T = h = 0.5\)
i.e. \(f_1-f_2 = 1/2T\)
hence: \(2f_1-2f_2 = 1/T\) i.e. the bit-rate clock signal.

6.2.5.1 Mixer Realisation

For this mixer, as well as those used for demodulation, the SL6440 device may be used in its standard configuration as shown in Fig. 6.22.
6.2.5.2 Filter Design

Fig. 6.23(A) shows the required filter attenuation response. Although frequency components to be suppressed occur only at 140 MHz (carrier feedthrough) and 280 MHz (sum frequencies), the filter bandwidth should be made as small as possible to minimise noise on the clock signal. The attenuation response shown can be achieved by a 3\(^{rd}\) order elliptic filter (as shown in Fig. 6.23(B)).

![Fig. 6.23 FILTER (A) ATTENUATION RESPONSE (B) CIRCUIT](image)

6.2.6 Producing Weighted Quadrature Carriers

As described in Appendix A, the convolution integrals:
\[ J(O) = -\frac{1}{T} \cos(\pi t/2T) \text{Re}(u(t) \cdot \exp(-j\omega_0 t)) dt \] \hspace{1cm} (A3)

\[ J(T) = \frac{1}{T} \sin(\pi t/2T) \text{Im}(u(t) \cdot \exp(-j\omega_0 t)) dt \] \hspace{1cm} (A4)

where: \( u(t) \equiv \text{Received signal} \)
\( \omega_0 \equiv \pi(f_1 + f_2) \)

must be performed alternately in order to make decisions on the state of bits received. These integrals can also be written:

\[ J(O) = -\frac{1}{T} \int u(t) \cdot \cos(\pi t/2T) \cos(\omega_0 t) \, dt \] \hspace{1cm} (6.11)

and:

\[ J(T) = \frac{1}{T} \int u(t) \cdot \sin(\pi t/2T) \sin(\omega_0 t) \, dt \] \hspace{1cm} (6.12)

In order to implement this, the received signal must be multiplied by the weighted quadrature carriers:

\( C_1(t) = \cos(\pi t/2T) \cos(\omega_0 t) \)
and \( C_\theta(t) = \sin(\pi t/2T) \sin(\omega_0 t) \) before integration.

The method by which these are produced from the PLL signals (refer to Fig. 6.0) can be understood from the trigonometric identities:

\[ \cos A + \cos B = 2\cos\frac{A-B}{2} \cdot \cos\frac{A+B}{2} \]

and:

\[ \cos A - \cos B = -2\sin\frac{A-B}{2} \cdot \sin\frac{A+B}{2} \]

hence:

\[ \cos(2\pi f_1 t) + \cos(2\pi f_2 t) = 2\cos(\pi(f_1 - f_2) t) \cdot \cos(\pi f_1 + f_2) t \] \hspace{1cm} (6.13)

and:

\[ \cos(2\pi f_1 t) - \cos(2\pi f_2 t) = 2\sin(\pi f_2 - f_1) t \cdot \sin(\pi f_1 + f_2) t \] \hspace{1cm} (6.14)

Since by definition, for MSK: \( (f_1 - f_2)T = h = 0,5 \)

and: \( \pi(f_1 + f_2) = \omega_0 \), Equations 6.13 and 6.14 can be simplified:

\[ 2\cos(\pi f_1 - f_2) t \cdot \cos(\pi f_1 + f_2) t = 2\cos\pi t/2T \cdot \cos\omega_0 t \]

and:
2Sin\pi(f_2-f_1)t \cdot Sin\pi(f_1+f_2)t = -2Sin\omega t/2T \cdot Sin\omega t

These are the required carriers.

6.2.6.1 Summing-Point Realisation

Since signals of frequency close to I.F. (70 MHz) are to be added, the conventional operational-amplifier summing junction is impossible.

A summing junction which is capable of operating at I.F. frequencies is shown in Fig. 6.24.

Fig. 6.24 SUMMING-JUNCTION CIRCUIT

A common-base transistor stage is employed where the small-signal impedance looking into the emitter = r_e + r_b,

where:

\[ r_e = \frac{V_t}{I_c} \quad \text{(\textbf{\Omega})} \quad \ldots \quad (6.15) \]

V_t = kT/q \quad (k=\text{Boltzmann's const.})

(r=\text{Absolute temp.})

(q=\text{Electron charge})

\approx 25 \text{ mV at room temp.}

I_c = \text{Quiescent collector current [mA]}

and:

r_b = "Bulk" or "spreading resistance"

Then the voltage variation at the summing-point:
\[ v_x = \frac{(r_e + r_b)\Sigma v_i}{(R_i + r_e + r_b)} \quad \ldots \quad (6.16) \]

and output voltage:

\[ v_o = (R_e/R_i)\Sigma v_i \quad \text{Provided} \quad v_x \approx 0 \quad \ldots \quad (6.17) \]

A trade-off situation clearly exists, since if \( R_i \) is made large (i.e. \( R_i \gg r_e + r_b \)) then it is certain that \( v_x \approx 0 \) and there will be therefore minimal interaction between channels. But stage gain \( G_v = v_o/\Sigma v_i = R_e/R_i \) will be poor. \( (R_e \) cannot be made too large since this would force the transistor into cut-off.\)

A simple implementation of the above configuration uses the SL560C R.F. Amplifier (see Appendix B for device data-sheets). The manufacturer quotes \( r_b = 17\Omega \) for the transistors within the device. \( I_e \) should be set as large as feasibly possible to minimise \( r_e \) and hence \( v_x \).

![Fig. 6.26 SUMMING-JUNCTION USING THE SL560C](image)

The circuit shown in Fig. 6.27 has:

\[ r_e \approx 8\Omega \]

\[ v_x/\Sigma v_i \approx 0.048 \quad (i.e. <5\%) \]

Stage gain \( v_o/\Sigma v_i \approx 0 \text{ dB} \).
No clipping will occur due to transistor cut-off provided input signal-levels are kept below \( \approx +3 \text{ dBm} \).

6.3 Demodulator-Detector

As shown in the MSK receiver schematic (Fig. 6.0), the demodulation-detection process involves down-conversion by mixing the I.F. MSK signal with weighted quadrature carriers \( C_1(t) \) and \( C_2(t) \). Channel signals are then passed through detection filters which perform:

\[
-\int \sqrt{r} \, dt \text{ on the I-Channel}
\]

and:

\[
\int 2r \, dt \text{ on the Q-Channel.}
\]

Bit-decisions for the respective channels are performed by threshold detectors, after which the bitstream of each channel must be differentially-decoded to compensate for the inherent differential encoding process associated with each channel in MSK. A bit-interleaving module then reconstructs the transmitted bitstream from the two channel bitstreams. A final differential decoder reverses the differential-encoding process which was performed at the transmitter to solve the problem of \( \pi \) radian carrier phase ambiguity. Timing for threshold detectors, differential decoders and bit-interleaving structure is derived from the clock signal extracted as described in Section 6.2.5.

6.3.1 Down-Conversion Mixers

These consist of SL6440 configurations precisely the same as that described in Section 6.2.5.1.

6.3.2 Detection Filters

Correlation of the received signal with its stored replica, followed by an integration operation results in optimum detection performance. After multiplying the received signal with weighted quadrature carriers, deBuda [1.10] recommends the use of "Integrate-and-Dump" (I & D)
detection filters integrating over two bit-periods. Austin et al. [3.1] show that I & D filters are only optimum for an ideal, distortionless channel. In the presence of bandlimiting, simple passive detection filters generally yield the best performance. Austin et al also show that MSK detection without receiver carrier weighting i.e. MSK(NW) may outperform a weighted-carrier demodulator-detection (MSK(W)). However, this occurs only under conditions of severe bandlimiting (see Fig. 6.26). In addition, the optimum value of detection-filter bandwidth is highly dependent on channel bandwidth in the case of MSK(NW), making this an unfavourable detection scheme for performing simulation tests in which $E_b/N_0$ vs. channel bandwidth performance is measured. Fig. 6.27 (A) and (B) show performance sensitivity to detection-filter bandwidth for MSK(NW) and MSK(W) respectively.

![Fig. 6.26 Eb/No DEGRADATION FOR LINEAR CHANNEL AND TWO-POLE BUTTERWORTH DETECTION FILTERS](image)

Page (100)
Fig. 6.27 PERFORMANCE SENSITIVITY TO DETECTION FILTER

BANDWIDTH: (A) MSK(NW)  
(B) MSK(W)  

[3.1]

From Fig. 6.27(B) it can be seen that for a detection-filter bandwidth:

\[ B_d = 0.65/T_s \]

(where \( T_s \) ≡ Symbol period = 2·bit-period \( T_b \)), MSK(W) shows a degradation from ideal performance of approx. 1.3 dB. This value also only varies by approx. 0.2 dB for:

\[ 0.50 \leq B_d T_s \leq 0.80. \]

For a fixed detection-filter bandwidth \( B_d \), this corresponds to a variation in channel-bandwidth/bit-rate:

\[ 0.8 \leq B T_s \leq 1.3 \]

i.e. for a 2,048 MBit/s bit-rate, variation in channel-bandwidth: 1.64 MHz ≤ B ≤ 2.66 MHz.

This is exactly the range of channel bandwidths in which we are interested for performing simulation tests.

The detection-filter to be used is therefore a 2-pole Butterworth passive filter with 3dB bandwidth:

\[ B_d = 0.65/T_s = 0.65/2T_b = 665.6 \text{ KHz}. \]

Normalised element values for 2nd order Butterworth low-pass filter (from tables [6.3]) are:

\[ L_n = 1.4142 \quad C_n = 1.4142 \]

\[ Z_{in} = Z_{out} = 1\text{Ω}, \ \omega_0 = 1 \text{ rad/s}. \]
Denormalising for $Z_{in} = Z_{out} = 100\Omega$ and $\omega_0 = 2\pi \cdot 665 \cdot 6 \cdot 10^3$ gives:

$$\begin{align*}
Z_{in} &= 100 \\
3.3 \text{k}\Omega &
\end{align*}$$

Fig. 6.28 2nd ORDER BUTTERWORTH DETECTION FILTER

6.3.3 Threshold Detector

The SL541B High slew-rate operational amplifier (see Appendix B for device data-sheets) is used as shown in Fig. 6.29. A small amount of hystereisis is included to ensure "clean" switching. The threshold detector is "clocked" by latching the output signal at rising-edge instants of the symbol-rate clock (i.e. $1/T_s = 1/2T_b$). The latch function is performed by a 74LS74 D flip-flop.

![CLOCKED THRESHOLD DETECTOR USING THE SL541B](image)

6.3.4 Channel Differential Decoders

These perform the identical function to a differential encoder (as described in Section 5.2.2) and are constructed in the same way. These decoders, however, operate on the I- and Q-Channel bitstreams as detected by the respective threshold detectors. The symbol-rate is hence $1,024 \cdot 10^6$ symbols/s (i.e. half the transmission bit-
rate). Timing for these decoders is therefore also at half
the normal clock-frequency and is derived from the clock
signal described in Section 6.2.5.

6.3.5 Bit-Interleaving Network

This function can be performed simply by the use of a
74LS157 multiplexer with the SELECT input driven by a
clock-signal at half the normal clock-frequency. The +5V
half-cycle of the clock-signal then selects the I-Channel
output, while the 0V half-cycle selects the Q-Channel
output. (See Fig. 6.30)

6.3.6 Output Differential Decoder

This module is precisely the same as that described in
Section 5.2.2 and is clocked at the same rate (i.e.,
transmission bit-rate). Fig. 6.30 illustrates the circuit
configuration for the channel differential decoders, bit-
interleaving network and output differential decoder.

![Fig. 6.30 CHANNEL DIFFERENTIAL DECODERS, BIT-INTERLEAVING NETWORK AND OUTPUT DIFFERENTIAL DECODER](image)

REFERENCES


CHAPTER 7

SIMULATION TESTS

7.0 Introduction

The MSK transmission system described in Chapters 4, 5 and 6 does actually convey digital information using the MSK format. All that is missing is the R.F. radio-link between transmitter and receiver. Information relating to the performance of an MSK digital microwave transmission system can be obtained by simulating the restrictions (e.g. bandwidth) and imperfections (e.g. noise and interference added) of the radio-link. The degrading effects of modem imperfections such as incorrect modulation index at the transmitter can be obtained, as well as MSK performance under conditions of non-linear amplification (log. amplifier).

7.1 Test Equipment

Specialised test equipment for measuring the performance of digital radio transmission systems is required for performing the simulation tests. A short description of the function of each piece of equipment is given here. Detailed specifications can be found in Appendix B.

7.1.1 Noise and Interference Test Set

The HP Model 3708A Noise and Interference Test Set is designed for operation in the I.F. section of a digital radio system where it adds calibrated levels of white noise and/or interference signals to the radio I.F. carrier. Built-in power meter and microprocessor control enable continuous adjustment of noise and interference.
levels added to ensure that constant carrier-to-noise and
carrier-to-interference ratios are maintained, regardless
of radio carrier power variations. This "tracking-mode"
hence enables the 3708A to maintain selected C/N and C/I
ratios with a varying carrier.

The 3708A can, in addition, measure and display received
I.F. power as well as I.F. filter noise bandwidth.

7.1.2 Digital Transmission Analyser
The HP Model 3764A Digital Transmission Analyser emits a
pseudorandom data sequence to be applied to the
transmitter input of a digital radio transmission system.
The data sequence extracted at the receiver is then fed
back into the HP 3764A input port (the same 3764A, or
another one if the receiver is not situated locally).
Since the pseudorandom sequence is deterministic and
repetitive, a comparison can be made between the sequence
as received after passing through the transmission system
and the true sequence generated by the 3764A. The
instrument performs this comparison and displays
information regarding errors in the received data,
including error ratio, error count error-free seconds etc.
(see Appendix B). The HP 3764A also provides information
about the timing jitter measured on the received data
signal.

7.1.3 Constellation Display
The HP 3709A Constellation Display is designed to provide
an indication of the overall performance of a digital
radio, by operation in two modes:

(a) Eye Monitor Mode
The received data signal, immediately before clocked
symbol detection, is displayed in the form of an "eye-
diagram" [1.8]. An indication of jitter tolerance and
inter-symbol interference (ISI) is obtained from the size of the eye-opening, both horizontally and vertically.

Fig. 7.0 A TYPICAL EYE DIAGRAM [1.8]

(b) Constellation Mode

The "signal state space" at the instant of symbol detection is displayed in the form of discrete points.

Fig. 7.1 CONSTELLATION DISPLAY OF 16-QAM

Observations which can be made from the display relating to system imperfections include:

- "Smearing" of points indicating ISI and noise
- Displacement of outermost points indicates system non-linearities such as AM-PM conversion.

7.2 Test Descriptions

7.2.1 BER vs. Modulation Index Error Test
The "MSK I.F. Synthesizer" module (see Fig. 4.0) has two control inputs \( C_1 \) and \( C_2 \) which can be used to independently adjust keyed frequencies \( f_1 \) and \( f_2 \) respectively. This:

(a) Facilitates unrestricted control of modulation index for the purpose of measuring BER for various errors in mod. index. These results can then be compared with analytical predictions made in Appendix A.

(b) Provides a possible input point for feedback control of modulation index.

Fig. 7.2 TEST CONFIGURATION FOR MEASURING BER vs. MOD. INDEX ERRORS

For the above test mod. indexes of interest are:

(i) For a linear varactor curve: \( 0,4 \leq h \leq 0,6 \).
Simulating erroneous mod. indexes due to a shallower or steeper varactor characteristic is achieved by reducing and increasing \( dV \) respectively. (See Fig. 7.3(A)).

(ii) For the case where the varactor curve may not be assumed locally linear. This is simulated by reducing \( dV_1 \) and increasing \( dV_2 \) (or vice-versa) i.e.
from: \( dV_1 = 0,6/2T \) and \( dV_2 = 0,4/2T \)
to: \( dV_1 = 0,4/2T \) and \( dV_2 = 0,6/2T \)
(See Fig. 7.3(B)).
7.2.2 BER vs. $E_b/N_0$ and BER vs. C/I Tests
The HP 3708A which can control C/N and C/I by adding noise and interference respectively to the I.F. signal can be used as shown in Fig. 7.4 to measure BER vs. $E_b/N_0$ and BER vs. C/I for the simulated MSK system.

Fig. 7.4 BER vs. $E_b/N_0$ MSK SIMULATION TEST

7.2.3 Measuring BER Performance under Fading Conditions
Here the same test configuration as shown in Fig. 7.4 is used while including a low noise amplifier (LNA) and logarithmic amplifier in front of the demodulator. This enables tests to be performed on system performance under simulated conditions of multi-path propagation, rainfading etc. It also permits the effects of limiting of the log. amp. (to be used in the actual system) to be assessed.

7.2.4 BER vs. Bandwidth Limitation Performance Test
MSK BER vs. bandwidth limitation performance can be measured by passing the MSK I.F. signal through a bandpass filter before entering the demodulator.

In addition, combinations of all of the above tests can be carried-out simultaneously e.g. MSK noise performance measurement under conditions of various band-limitations, or BER vs. mod. index errors for various channel bandwidths etc.
APPENDIX A

INVESTIGATING THE EFFECTS ON MSK PERFORMANCE OF VARIATIONS IN MODULATION INDEX

A.O MSK Demodulation

In order to investigate the degradation effects caused by incorrect modulation index in an MSK system, it is necessary to first understand the theoretical operation of an MSK demodulator.

If the MSK signal at the receiver is narrow-band, e.g. at I.F. or R.F., then we may describe it by its pre-envelope \( u(t) \):

\[
 u(t) = \exp \left\{ j(\pi(f_1+f_2)t+\phi(t)) \right\} \quad \ldots (1.6)
\]

Let \( \omega_0 = \pi(f_1+f_2) \) and let \( \phi(0)=0 \) or \( \pi \) be the phase at time \( t=0 \), then:

\[
 u(t) = \begin{cases} + \exp \left\{ j(\omega_0 t^* - \pi t/2T) \right\} & \phi(0) = 0 \quad \ldots (A.1) \\ - \exp \left\{ j(\omega_0 t^* - \pi t/2T) \right\} & \phi(0) = \pi \end{cases} (0 \leq t \leq T)
\]

Where the sign within the exponent is: positive for a space negative for a mark

Equation A.1 also holds for the interval \(-T \leq t \leq 0\), even if the sign within the exponent (i.e. bit transmitted) changes from one interval to the next.
For all of the above cases $I(t) = \cos \pi t / 2T$

Fig. A.0 I-CHANNEL COMPONENT FOR ALL PERMUTATIONS OF BITS TRANSMITTED DURING 2 CONSECUTIVE INTERVALS (FOR $\phi(0)=0$)

From Fig. A.0 it is evident that Real-part:

\[
Re\{u(t)\exp(-j\omega_0 t)\} = Re\{\exp(j(-\pi t / 2T) = \cos(\pi t / 2T)
\]

for $\phi(0)=0$, and similarly for $\phi(0)=\pi$:

\[
Re\{u(t)\exp(-j\omega_0 t)\} = Re\{-\exp(j(-\pi t / 2T)) = -\cos(\pi t / 2T)
\]

... (A.2)

NOTE that the function $Re\{u(t)\exp(-j\omega_0 t)\}$ depends only on $\phi(0)$ and not on any other $\phi(nT)$, ($n=-1,-2...$). The decision can therefore be made between $\phi(0)=0$ or $\pi$ based on the information received during both bit intervals: $-T \leq t \leq T$.

ALSO: The function $Re\{u(t)\exp(-j\omega_0 t)\}$ may be produced by multiplying the incoming MSK signal at I.F. $(u(t))$ by the real-part of a phase-coherent carrier $(\cos \omega_0 t)$.

A matched-filter type receiver structure can be implemented by a clocked integrate-and-dump filter in baseband which performs:

\[
J(0) = -\int t \cos(\pi t / 2T) Re\{u(t)\exp(-j\omega_0 t)\} dt ... (A.3)
\]

deciding: $\phi(0)=0$ for $J(0)>0$
and: $\theta(0) = \pi$ for $J(0) < 0$

This decision is made every alternate interval pair to yield phases $\theta(2nT)$ and hence the corresponding bits.

The other half of the transmitted bits i.e. every alternate interval $T, 3T, 5T \ldots$ are yielded from the Q-channel (imaginary-part) of the pre-envelope:

$$J(T) = \sqrt{2} \sin(\pi t/2T) \text{Im}(u(t) \exp.-jwt) dt \ldots \ (A.4)$$

deciding: $\theta(T) = \pi/2$ for $J(T) > 0$

and: $\theta(T) = -\pi/2$ for $J(T) < 0$

As can be seen, this decision is taken over the interval $0 \leq t \leq 2T$. This yields phases $\theta[(2n-1)T]$.

With all $\theta(nT)$ recovered, the transmitted bitstream can be reconstructed.

A.1 The Effect of Incorrect Modulation Index on MSK Demodulation

Let the frequency deviation ratio $h = (\omega_1 - \omega_2)T_b / 2\pi = 0.5 + dh$.

Then transmission of a "space", i.e. $\omega_1$ for duration $T_b$ will result in a linear phase-advance of the "carrier" at frequency $\omega_0$ by: $(\omega_1 - \omega_0)T_b = \pi(0.5 + dh)$ radians.

(Where $\omega_0 = (\omega_1 + \omega_2)/2$)

Similarly, transmission of a "mark", i.e. $\omega_2$ for duration $T_b$ results in a linear phase-retard = $\pi(0.5 + dh)$ radians.

Intuitively it is clear then, that a bit-pattern of alternate marks and spaces causes phase errors to cancel. However, strings of marks or spaces produce a compounding phase error.
A.1.0 Manifestation of Phase Errors in Producing Bit Errors

Detection of the received signal phase occurs by individual multiplication of the received signal with two phase-quadrature carrier signals at frequency $\omega_0$, separating the I- and Q-channel components.

Note, since variations in modulation index produce frequency errors symmetrical about the carrier frequency $\omega_0 = (\omega_1+\omega_2)/2 = [(\omega_1-d\omega)+(\omega_2+d\omega)]/2$, errors in extracted carrier frequency may be assumed negligible. (This assumes local linearity in the varactor v vs. f characteristic.)

To simplify the calculation of the effects of cumulative phase errors, two cases are considered:

(a) Assuming zero phase error at time $t=0$

Modulation index error $d\phi$ changes pre-envelope $u(t)$:

\[
\begin{align*}
\phi(0) &= 0 \quad \text{(A.5)} \\
\end{align*}
\]

(See Eqn. A.1)

Equation A.2 therefore becomes:
\[ \text{Re}(u(t) \exp(-jwt)) = \text{Re}(\exp(-j[(0,5+dh)\pi t/T]}) \]
\[ = \cos[(0,5+dh)\pi t/T] \]

for \( \phi(0) = 0 \), and:

\[ \text{Re}(u(t) \exp(-jwt)) = \text{Re}(-\exp(-j[(0,5+dh)\pi t/T]}) \]
\[ = -\cos[(0,5+dh)\pi t/T] \]

for \( \phi(0) = \pi \).

\[ \ldots \text{(A.6)} \]

\[ \text{J}(0) = -\sqrt{T} \cos(\pi t/2T).\cos(\pi/2 + \pi dh)t/T \text{dt} \ldots \text{(A.7)} \]

(+ indicating \( \phi(0)=0 \), - indicating \( \phi(0)=\pi \))

Considering the case \( \phi(0)=0 \), we find:

\[ \text{J}(0) = +1/2 -\sqrt{T} \{ \cos[(1+dh)\pi t/T] + \cos[(-dh)\pi t/T] \} \text{dt} \]
\[ = [T/(1+dh)\pi].[\sin(1+dh)\pi] + [T/dh\pi].[\sin(dh\pi)] \]

Fig. A.2 PHASOR \( \phi(t) \) LOCUS (-T \leq t \leq T)

The matched-filter correlation performed in Eqn. A3 then becomes:
Now, since $\sin(1+dh)\pi = -\sin(dh)\pi$

$$J(0) = \left[ T/dh\pi - T/(1+dh)\pi \right] \sin(dh\pi) \ldots (A.8)$$

For $dh = 0$ this gives: $J(0) = T$

Now, a decision on whether $\varnothing(0) = 0$ or $\pi$ is made on the basis of whether $J(0) > 0$ or $J(0) < 0$ respectively.

The value of $dh$ for which a bit error will occur after only a single bit is therefore that for which:

$$J(0) = \left[ T/(dh\pi) - T/(1+dh)\pi \right] \sin(dh\pi) = 0$$

which is true for:

$$\frac{\sin(dh\pi)}{dh\pi} = \frac{\sin(dh\pi)}{(1+dh)\pi}$$

$$dh = -1, -2, \ldots$$

(b) The case of non-zero phase error at time $t = 0$

More interesting may be to examine the result of applying the matched-filter correlation integral to a phase-shifted input signal. That is, the case where $dh = 0$ has caused a compounding phase-shift during the time $t < 0$, causing $\varnothing(0) \neq 0$, but shifted by phase error $\varnothing_0$ to $\varnothing(0) = \varnothing_0$. Then:

$$J(0) = -\sqrt{T} \cos mt/2T \cos (\pi t/2T + \varnothing_0) dt$$

$$= 1/2 \left( T/\pi [\sin(\pi + \varnothing_0) - \sin(-\pi + \varnothing_0)] + 2T \cos \varnothing_0 \right)$$

$$= T \cos \varnothing_0 \ldots (A.9)$$
Fig. A.3 PHASOR $\phi(t)$ LOCUS ($-T \leq t \leq T$)

(Check: $\phi_0 = 0$ gives $J(0) = T$, as before.)

Therefore, since the decision threshold for $J(0) = 0$, the required phase error to cause a bit decision error is:

$$\phi_0 \geq +\pi/2$$

Since a modulation index error $\Delta h$ produces a phase error:

$$\phi_0 = +\pi \Delta h$$ for a "space", and

$$\phi_0 = -\pi \Delta h$$ for a "mark",

it can be deduced that in general, a bit error is produced after $M$ marks and $S$ spaces where:

$$|M-S|\Delta h \geq 1/2 \quad \cdots \quad (A.10)$$

Provided long strings of marks or spaces are avoided, and as long as purely random data is transmitted (i.e. probability $P(1)=P(0)=1/2$), the value $|M-S|$ can never exceed a certain value $|M-S|_{\text{max}}$. Now, provided $\Delta h$ is controlled to a level below $1/(2|M-S|_{\text{max}})$, no bit errors will occur as a result of incorrect modulation index.

A.1.1 Reducing the probability of long strings of "marks" or "spaces" in the transmitted bitstream

A simple mechanism for achieving this is to introduce identical modules at the transmitter and receiver which
perform the following function: The number of consecutive bits of equal state (i.e. mark or space) in the bitstream is counted. As soon as the count reaches some threshold e.g. 4 bits, the module inverts the bitstream, converting marks to spaces and vice versa. Since the identical function is performed twice, the nett effect on the transmitted data is nil. However, it reduces (but doesn't exclude) the number of strings of marks or spaces of length > 4 passing between modulator and demodulator. Fig. A.4 illustrates how a string of length > 4 bits could still occur between modulator and demodulator.

\[s = \text{space} \quad \tilde{m} = \text{inverted mark}\]

\[\begin{array}{c}
T \\
2T \\
3T \\
4T \\
5T \\
6T \\
7T \\
8T \\
9T \\
t
\end{array}\]

Fig. A.4 BIT SEQUENCE PRODUCING A STRING OF LENGTH > 4

Intuitively it is obvious that the operation has the important effect of reducing \(|M-S|_{\text{MAX}}\). However, in order to calculate a limit for the permissible error in
modulation index $d_h$ to avoid bit errors, an indication of the actual value of $|M-S|_{\max}$ is required.

Examining the probability distribution function (PDF) of the value of a given 4-bit "packet": (4 bits means 16 possible values)

![PDF of the decimal value of a 4-bit "packet"](image)

Fig. A.5 PDF OF THE DECIMAL VALUE OF A 4-BIT "PACKET"

$P(0) = P(1) = P(2) = P(3) = \ldots = 1/16$

Considering the worst case (as shown in Fig. A.4):

$P(8\text{-bit string}) = P(0 \text{ then } 15) + P(15,0) = 2 \times 1/16 \times 1/16 = 2/256$

$P(12 " " ) = P(0,15,0) + P(15,0,15) = 2 \times 1/16^3$

$P(24 " " ) = 1,1 \times 10^{-7}$

$P(28 " " ) = 7,5 \times 10^{-9}$

Clearly there is no $|M-S|_{\max}$, however the probability of a 28-bit string (i.e. $|M-S|=28$) is $<<$ the required BER.

It is therefore necessary to ensure that $d_h \leq 1/2,28$ (see eqn. A.10). That is, $d_{h_{\max}} = 0,018$

$h$ must therefore be controlled to within $0,018/0,5 = 3,6\%$ of its nominal value, or:

$0,482 \leq h \leq 0,518$

**NOTE**

This analysis assumes that once $\theta$ has exceeded $\pi/2$ radians and produced a bit error, its value is reset to zero. Although this obviously doesn't happen in practice, it is a simple way of representing the possible reduction.
of phase error caused by the compensating effect of shifts in the extracted carrier's phase. That is, shifts in the I-Q channel axis system orientation to align with the signal phase, effectively eliminating $\phi_e$. It will later be shown how such shifts may occur, as well as how they can be dependent on both modulation index and bit-pattern.

A.1.2 Investigating the system's ability to recover once accumulative phase error has exceeded $\pi/2$ radians

The only conceivable ways in which the system may recover (i.e. reduce $\phi_e$ below the $\pi/2$ threshold level) are the following:

(a) The polarity of $(M-S)$ reverses for sufficiently long to diminish $|\phi_e|<\pi/2$.

(b) The variation in the phase of the coherent carrier extracted at the receiver may have a compensating or "zeroing" effect on phase error. If this in fact occurs, since it is a continuous process it would erode $\phi_e$ constantly.

The influence of bit-pattern and modulation index on extracted carrier phase

Discontinuous FSK, as shown in Fig. A.6, is generated by switching to the output the signal from one of two free-running oscillators, under control of the input bit-pattern. If frequencies $f_1$ and $f_2$ are subsequently extracted from the FSK signal, the phase of these extracted carriers is totally independent of the bit-pattern used to produce the FSK signal.
Continuous phase FSK, as shown in Fig. A.7 is generated by applying the input bit-pattern to the control-input of a VCO. Since the output waveform is continuous, the phase is continuous and the signal bandwidth is thus narrower than for the discontinuous case (as described in Chapter 1).

Note that relative phase-shifts occur between one "burst" of the \( f_1 \) carrier and the next in the CP-FSK waveform (see Fig A.7). The same is also true for the \( f_2 \) carrier. This results from not permitting phase-discontinuities at bit-transition instants. Adjustments in the phase of the \( f_1 \) and \( f_2 \) components
are necessary to maintain continuous phase in the FSK signal. This inevitably causes phase changes in the \( f_1 \) and \( f_2 \) carriers extracted at the receiver. The phases of the extracted carriers are therefore modified in accordance with the bit pattern.

Now consider the above case for a different value of modulation index:

![Diagram](Fig. A.8 CP-FSK WITH MOD. INDEX \( h_2 > h_1 \))

Note that the phase-shifts encountered by carriers \( f_1 \) and \( f_2 \) are different for a different value of modulation index.

It is important to note that the type of carrier phase-adjustment described above occurs at bit-transitions only. Cumulative phase-errors, on the other hand have been shown to occur for long strings of 1's or 0's. This diminishes the likelihood that this mechanism of phase adjustment would tend to diminish cumulative phase-errors. However, the possible existence of other compensating phase-shift phenomena in such a phase-coherent modulation scheme cannot be excluded. These may involve phase-shifts occurring during changes in mod. index etc.
APPENDIX B

DEVICE DATA SHEETS
General Description
The LM161/LM261/LM361 is a very high speed differential input, complementary TTL output voltage comparator with improved characteristics over the SE529/NE529 for which it is a pin-for-pin replacement. The device has been optimized for greater speed performance and lower input-offset voltage. Typically delay varies only 3 ns for over-drive variations of 5 mV to 500 mV. It may be operated from op amp supplies (±15V).

Complementary outputs having minimum skew are provided. Applications involve high speed analog to digital converters and zero-crossing detectors in disc file systems.

Features
- Independent strobes
- Guaranteed high speed 20 ns max
- Tight delay matching on both outputs
- Complementary TTL outputs
- Operates from op amp supplies ±15V
- Low speed variation with overdrive variation
- Low input offset voltage
- Versatile supply voltage range

Schematic and Connection Diagrams

Logic Diagram

Order Number LM161J, LM261J or LM361J
See NS Package J14A
Order Number LM361N
See NS Package N14A

Order Number LM161H, LM261H or LM361H
See NS Package H10C
### Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Parameter</th>
<th>LM161/LM261</th>
<th>LM361</th>
</tr>
</thead>
<tbody>
<tr>
<td>Positive Supply Voltage, V⁺</td>
<td>+16V</td>
<td></td>
</tr>
<tr>
<td>Negative Supply Voltage, V⁻</td>
<td>-16V</td>
<td></td>
</tr>
<tr>
<td>Gate Supply Voltage, Vcc</td>
<td>+7V</td>
<td></td>
</tr>
<tr>
<td>Output Voltage</td>
<td>+7V</td>
<td></td>
</tr>
<tr>
<td>Differential Input Voltage</td>
<td>±5V</td>
<td></td>
</tr>
<tr>
<td>Input Common Mode Voltage</td>
<td>±5µA</td>
<td></td>
</tr>
<tr>
<td>Power Dissipation</td>
<td>600 mW</td>
<td></td>
</tr>
<tr>
<td>Storage Temperature Range</td>
<td>-65°C to +150°C</td>
<td></td>
</tr>
<tr>
<td>Operating Temperature Range</td>
<td>TMIN TMAX</td>
<td></td>
</tr>
<tr>
<td>LM161</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LM261</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LM361</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Lead Temperature (Soldering, 10 sec)</td>
<td>300°C</td>
<td></td>
</tr>
<tr>
<td>For Any Device Lead Below V⁻</td>
<td>0.3V</td>
<td></td>
</tr>
</tbody>
</table>

### Operating Conditions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage V⁺</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Supply Voltage V⁻</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LM161/LM261 LM361</td>
<td>5V</td>
<td>5V</td>
<td>15V</td>
</tr>
<tr>
<td>LM161/LM261 LM361</td>
<td>-6V</td>
<td>-6V</td>
<td>-15V</td>
</tr>
</tbody>
</table>

### Electrical Characteristics

(V⁺ = +10V, Vcc = +5V, V⁻ = -10V, TMIN ≤ TA ≤ TMAX, unless noted)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>LM161/LM261</th>
<th>LM361</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>PARAMETER</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>LOGIC</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Input Offset Voltage</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>[TA = 25°C]</td>
<td>1 mV</td>
<td></td>
</tr>
<tr>
<td><strong>Input Bias Current</strong></td>
<td>[TA = 25°C]</td>
<td></td>
</tr>
<tr>
<td></td>
<td>5 µA</td>
<td></td>
</tr>
<tr>
<td><strong>Input Offset Current</strong></td>
<td>[TA = 25°C]</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2 µA</td>
<td></td>
</tr>
<tr>
<td><strong>Voltage Gain</strong></td>
<td>[TA = 25°C]</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2 V/mV</td>
<td></td>
</tr>
<tr>
<td><strong>Input Resistance</strong></td>
<td>[TA = 25°C, 1 · 1 kHz]</td>
<td></td>
</tr>
<tr>
<td></td>
<td>20 kΩ</td>
<td></td>
</tr>
<tr>
<td><strong>Logical '1' Output Voltage</strong></td>
<td>[Vcc = 4.75V, Isource = -5 mA]</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2.4 V</td>
<td>3.3 V</td>
</tr>
<tr>
<td><strong>Logical '0' Output Voltage</strong></td>
<td>[Vcc = 4.75V, Islow = 6.4 mA]</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2 V</td>
<td></td>
</tr>
<tr>
<td><strong>Strobe Input '1' Current</strong></td>
<td>[Vcc = 5.25V, Vstrobe = 2 V]</td>
<td></td>
</tr>
<tr>
<td></td>
<td>200 µA</td>
<td>200 µA</td>
</tr>
<tr>
<td><strong>Strobe Input '0' Current</strong></td>
<td>[Vcc = 5.25V, Vstrobe = 4 V]</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1.6 mA</td>
<td>-1.6 mA</td>
</tr>
<tr>
<td><strong>Strobe Input '0' Voltage</strong></td>
<td>[Vcc = 4.75V]</td>
<td></td>
</tr>
<tr>
<td></td>
<td>8 V</td>
<td></td>
</tr>
<tr>
<td><strong>Output Short Circuit Current</strong></td>
<td>[Vcc = 5.25V, Vinj = 0 V]</td>
<td></td>
</tr>
<tr>
<td></td>
<td>18 mA</td>
<td>18 mA</td>
</tr>
<tr>
<td><strong>Supply Current I⁺</strong></td>
<td>[V⁺ = 10V, V⁻ = -10V, Vcc = 5.25V, -55°C ≤ TA ≤ 125°C]</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4.5 mA</td>
<td></td>
</tr>
<tr>
<td><strong>Supply Current I⁺</strong></td>
<td>[V⁺ = 10V, V⁻ = -10V, Vcc = 5.25V, 0°C ≤ TA ≤ 70°C]</td>
<td></td>
</tr>
<tr>
<td></td>
<td>5.7 mA</td>
<td></td>
</tr>
<tr>
<td><strong>Supply Current I⁻</strong></td>
<td>[V⁻ = 10V, V⁺ = -10V, Vcc = 5.25V, 55°C ≤ TA &lt; 125°C]</td>
<td></td>
</tr>
<tr>
<td></td>
<td>16 mA</td>
<td></td>
</tr>
<tr>
<td><strong>Supply Current I⁻</strong></td>
<td>[V⁻ = 10V, V⁺ = -10V, Vcc = 5.25V, 0°C ≤ TA ≤ 10°C]</td>
<td></td>
</tr>
<tr>
<td></td>
<td>10 mA</td>
<td></td>
</tr>
<tr>
<td><strong>Supply Current I⁻</strong></td>
<td>[V⁻ = 10V, V⁺ = -10V, Vcc = 5.25V, -55°C ≤ TA ≤ 125°C]</td>
<td></td>
</tr>
<tr>
<td></td>
<td>18 mA</td>
<td></td>
</tr>
<tr>
<td><strong>Supply Current I⁻</strong></td>
<td>[V⁻ = 10V, V⁺ = -10V, Vcc = 5.25V, 0°C ≤ TA ≤ 70°C]</td>
<td></td>
</tr>
<tr>
<td></td>
<td>20 mA</td>
<td></td>
</tr>
<tr>
<td><strong>TRANSIENT RESPONSE</strong></td>
<td>Vad = 50 mV Overdrive</td>
<td></td>
</tr>
<tr>
<td><strong>Propagation Delay Time</strong></td>
<td>[TA = 25°C]</td>
<td></td>
</tr>
<tr>
<td></td>
<td>14 ns</td>
<td>20 ns</td>
</tr>
<tr>
<td><strong>Propagation Delay Time</strong></td>
<td>[TA = 25°C]</td>
<td></td>
</tr>
<tr>
<td></td>
<td>14 ns</td>
<td>20 ns</td>
</tr>
<tr>
<td><strong>Delay Between Output A and B</strong></td>
<td>[TA = 25°C]</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2 ns</td>
<td>5 ns</td>
</tr>
<tr>
<td><strong>Strobe Delay Time</strong></td>
<td>[TA = 25°C]</td>
<td></td>
</tr>
<tr>
<td></td>
<td>8 ns</td>
<td></td>
</tr>
<tr>
<td><strong>Strobe Delay Time</strong></td>
<td>[TA = 25°C]</td>
<td></td>
</tr>
<tr>
<td></td>
<td>8 ns</td>
<td></td>
</tr>
</tbody>
</table>
This monolithic integrated circuit contains three very high performance transistors and associated biasing components in an eight-lead TO-5 package forming a 300 MHz low noise amplifier. The configuration employed permits maximum flexibility with minimum use of external components. The SL560C is a general-purpose low noise, high frequency gain block.

FEATURES
(Non-simultaneous)
- Gain up to 40 dB
- Noise Figure Less Than 2 dB (Rσ 200 ohm)
- Bandwidth 300 MHz
- Supply Voltage 2-15V (Depending on Configuration)
- Low Power Consumption

APPLICATIONS
- Radar IF Preamplifiers
- Infra-Red Systems Head Amplifiers
- Amplifiers in Noise Measurement Systems
- Low Power Wideband Amplifiers
- Instrumentation Preamplifiers
- 50 ohm Line Drivers
- Wideband Power Amplifiers
- Wide Dynamic Range RF Amplifiers
- Aerial Preamplifiers for VHF TV and FM Radio

Fig. 1 Pin connections (viewed from beneath)

Fig. 2 SL560C circuit diagram

Fig. 3 PC layout for 50- Ω line driver (see Fig. 6)
SL560C

ELECTRICAL CHARACTERISTICS

Test Conditions (unless otherwise stated):
- Frequency 30 MHz
- Vcc 6V
- Rs = RL = 50Ω
- TA = 25°C
- Test Circuit: Fig. 6

<table>
<thead>
<tr>
<th>Characteristic</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Small signal voltage gain</td>
<td>11</td>
<td>14</td>
<td>17</td>
<td>dB</td>
<td>10 MHz - 220 MHz</td>
</tr>
<tr>
<td>Gain flatness</td>
<td>±1.5</td>
<td></td>
<td></td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td>Upper cut-off frequency</td>
<td>250</td>
<td></td>
<td></td>
<td>MHz</td>
<td></td>
</tr>
<tr>
<td>Output swing</td>
<td>+5</td>
<td>+7</td>
<td>+11</td>
<td>dBm</td>
<td></td>
</tr>
<tr>
<td>Noise figure (common emitter)</td>
<td>1.8</td>
<td>3.5</td>
<td></td>
<td>dB</td>
<td>Rs = 200Ω</td>
</tr>
<tr>
<td>Supply current</td>
<td>20</td>
<td>30</td>
<td></td>
<td>mA</td>
<td>Rs = 50Ω</td>
</tr>
</tbody>
</table>

CIRCUIT DESCRIPTION

Three high performance transistors of identical geometry are employed. Advanced design and processing techniques enable these devices to combine a low base resistance (Rbb') of 17 ohms (for low noise operation) with a small physical size — giving a transition frequency, fr, in excess of 1 GHz.

The input transistor (TR1) is normally operated in common base, giving a well defined low input impedance. The full voltage gain is produced by this transistor and the output voltage produced at its collector is buffered by the two emitter followers (TR2 and TR3). To obtain maximum bandwidth the capacitance at the collector of TR1 must be minimised. Hence, to avoid bonding pad and can capacitances, this point is not brought out of the package. The collector load resistance of TR1 is split, the tapping being accessible via pin 5. If required, an external roll-off capacitor can be fixed to this point.

The large number of circuit nodes accessible from the outside of the package affords great flexibility, enabling the operating currents and circuit configuration to be optimised for any application. In particular, the input transistor (TR1) can be operated in common emitter mode by decoupling pin 7 and using 6 as the input. In this configuration, a 2 dB noise figure (Rs = 200 Ω) can be achieved. This configuration can give a gain of 35 dB with a bandwidth of 75 MHz (see Figs. 8 and 9) or, using feedback, 14 dB with a bandwidth of 300 MHz (see Figs. 10 and 11).

Because the transistors used in the SL 560C exhibit a high value of fr, care must be taken to avoid high frequency instability. Capacitors of small physical size should be used, the leads of which must be as short as possible to avoid oscillation brought about by stray inductance. The use of a ground plane is recommended.

Further applications information is available in the Broadband Amplifier Applications' booklet.
SL1613C
WIDEBAND LOG IF STRIP AMPLIFIER

The SL1613C is a bipolar monolithic integrated circuit wideband amplifier intended primarily for use in successive detection logarithmic IF strips, operating at centre frequencies between 10MHz and 60MHz. The devices provide amplification, limiting and rectification, are suitable for direct coupling and incorporate supply line decoupling. The mid-band voltage gain of the SL1613C is typically 12dB.

FEATURES

- Well Defined Gain
- 4.5dB Noise Figure
- High I/P Impedance
- Low O/P Impedance
- 150MHz Bandwidth
- On-Chip Supply Decoupling
- Low External Component Count

APPLICATIONS

- Logarithmic IF Strips with Gains up to 108dB and Linearity Better than 2dB

Fig. 1 Pin connections (top)

ABSOLUTE MAXIMUM RATINGS

- Storage temperature range: -55°C to +125°C
- Operating temperature range: -30°C to +85°C
- Maximum instantaneous voltage at video output: +12V
- Supply voltage: 9V

Fig. 2 Circuit diagram

Fig. 3 Voltage gain vs. frequency

CASE 140-9
SL1613C

ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated):
\( T_A = +22^\circ C \pm 2^\circ C \)
Supply voltage = +6V
DC connection between input and bias pins

<table>
<thead>
<tr>
<th>Characteristic</th>
<th>Value</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Voltage gain</td>
<td>Min. 10</td>
<td>12 Typ. 14 Max.</td>
<td>f=30MHz, ( R_s=10\Omega, C_L=8pF )</td>
</tr>
<tr>
<td>Upper cut-off frequency (Fig. 3)</td>
<td>150</td>
<td>MHz</td>
<td>( R_s=10\Omega, C_L=8pF )</td>
</tr>
<tr>
<td>Lower cut-off frequency (Fig. 3)</td>
<td>5</td>
<td>MHz</td>
<td>( R_s=10\Omega, C_L=8pF )</td>
</tr>
<tr>
<td>Propagation delay</td>
<td>2</td>
<td>ns</td>
<td>f=60MHz, ( V_{in}=500\text{mV} \text{ rms} )</td>
</tr>
<tr>
<td>Max. rectified video output current (Figs. 4 and 5)</td>
<td>0.8</td>
<td>1 Typ. 1.3 Max.</td>
<td>See Note 1.</td>
</tr>
<tr>
<td>Variation of gain with supply voltage</td>
<td>0.7</td>
<td>dB/V</td>
<td>f=60MHz, ( R_s=450\Omega )</td>
</tr>
<tr>
<td>Variation of maximum rectified output current with supply voltage</td>
<td>25</td>
<td>%V</td>
<td></td>
</tr>
<tr>
<td>Maximum input signal before overload</td>
<td>1.9</td>
<td>V rms</td>
<td></td>
</tr>
<tr>
<td>Noise figure (Fig. 6)</td>
<td>4.5</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td>Maximum RF output voltage</td>
<td>1.2</td>
<td>Vp-p</td>
<td></td>
</tr>
<tr>
<td>Supply current</td>
<td>15</td>
<td>20 mA</td>
<td></td>
</tr>
</tbody>
</table>

Note 1. Overload occurs when the input signal reaches a level sufficient to forward bias the base collector junction of TR1 on peak.

Fig. 4 Rectified output current v. input signal

Fig. 5 Maximum rectified output current v. temperature

Fig. 6 Typical noise figure v. temperature

Fig. 7 Input admittance with open circuit output
Advance information is issued to advise Customers of new additions to the Plessey Semiconductors range which, nevertheless, still have 'pre-production' status. Details given may, therefore, change without notice although we would expect this performance data to be representative of 'full production' status product in most cases. Please contact your local Plessey Semiconductors Sales Office for details of current status.

**SL6440A&C**

**HIGH LEVEL MIXER**

The SL6440 is a double balanced mixer intended for use in radio systems up to 150MHz. A special feature of the circuit allows external selection of the DC operating conditions by means of a resistor connected between pin 11 (bias) and Vcc. When biased for a supply current of 50mA the SL6440 offers a third order intermodulation intercept point of typically +30dBm, a value previously unobtainable with integrated circuits. This makes the device suitable for many applications where diode ring mixers had previously been used and offers the advantages of a voltage gain, low local oscillator drive requirement and superior isolation.

The SL6440C (in a 16-lead DIL plastic package) is specified for operation from -30°C to +85°C; the SL6440A (in ceramic) has a military temperature range specification.

**FEATURES**

- +30dBm Input Intercept Point
- +15dBm Compression Point (1dB)
- Programmable Performance
- -55°C to +125°C Temperature Range

**APPLICATIONS**

- Mixers in Radio Transceivers
- Phase Comparators
- Modulators

**ELECTRICAL CHARACTERISTICS**

Test conditions (unless otherwise stated):
Vcc1 = 12V; Vcc2 = 10V; Ie = 25mA; fom = -55°C to +125°C (SL6440A), -30°C to +85°C (SL6440C)

Local oscillator input level = 0dBm; Test circuit Fig. 2.

### Table: Electrical Characteristics

<table>
<thead>
<tr>
<th>Characteristic</th>
<th>Value</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Min.</td>
<td>Typ.</td>
<td>Max.</td>
</tr>
<tr>
<td>------</td>
<td>------</td>
<td>------</td>
</tr>
<tr>
<td>Signal frequency 3dB point</td>
<td>100</td>
<td>150</td>
</tr>
<tr>
<td>Oscillator frequency 3dB point</td>
<td>100</td>
<td>150</td>
</tr>
<tr>
<td>3rd order input intercept point</td>
<td>-90</td>
<td>0</td>
</tr>
<tr>
<td>Third order intermodulation distortion</td>
<td>-60</td>
<td>7</td>
</tr>
<tr>
<td>Second order intermodulation distortion</td>
<td>-75</td>
<td>5</td>
</tr>
<tr>
<td>2dB compression point</td>
<td>15</td>
<td></td>
</tr>
<tr>
<td>Noise figure</td>
<td>11</td>
<td>7</td>
</tr>
<tr>
<td>Conversion gain</td>
<td>-1</td>
<td>-25</td>
</tr>
<tr>
<td>Carrier leak to signal input</td>
<td>-40</td>
<td></td>
</tr>
<tr>
<td>Level of carrier at IF output</td>
<td>7</td>
<td>7</td>
</tr>
<tr>
<td>Supply current</td>
<td>60</td>
<td>500</td>
</tr>
<tr>
<td>Supply current (total from Vcc1 &amp; Vcc2)</td>
<td>100</td>
<td>250</td>
</tr>
<tr>
<td>Local oscillator input</td>
<td>1.5</td>
<td>1000</td>
</tr>
<tr>
<td>Signal input impedance</td>
<td>500</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1000</td>
<td></td>
</tr>
<tr>
<td>NOTE: Supply current in pin 3 is equal to that in pin 14 and is equal to Ie. See over. Vom11 = 3 Vcc = 2.1V</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
CIRCUIT DESCRIPTION

The SL6440 is a high level mixer designed to have a linear RF performance. The linearity can be programmed using the I_p pin (11).

The output pins are open collector outputs so that the conversion gain and output loads can be chosen for the specific application.

Since the outputs are open collectors they should be returned to a supply Vcc1 through a load.

The choice of Vcc1 is important since it must be ensured that the voltage on pins 3 and 14 is not low enough to saturate the output transistors and so limit the signal swing unnecessarily. If the voltage on pins 3 and 14 is always greater than Vcc2 the outputs will not saturate. The output frequency response will reduce as the output transistors near saturation.

Minimum Vcc1 = (I_p x RL) + V_s + Vcc2
where I_p = programmed current
RL = DC load resistance
V_s = max signal swing at output

In this case the signal will be limiting at the input before the output saturates.

The device has a separate supply (Vcc2) for the oscillator buffer (pin 4).

The current (I_p) programmed into pin 11 can be supplied via a resistor from Vcc1 or from a current source.

The conversion gain is equal to

\[ G_{dB} = 20 \log \left( \frac{V_o}{I_p} \right) \]

where

- \( G_{dB} \) = conversion gain (dB)
- \( V_o \) = output voltage
- \( I_p \) = programming current (mA)

Device dissipation is calculated using the formula

\[ \text{mW diss} = \frac{2 I_p V_o + V_S I_p + Vcc2 \text{ Diss}}{56.6 I_p + 0.0785} \]

where

- \( V_S \) = voltage on pin 3 or pin 14
- \( I_p \) = programming current (mA)
- \( Vcc2 \text{ Diss} \) = dissipation obtained from graph (Fig. 5)

As an example, Fig. 7 shows typical dissipations assuming Vcc1 and Vcc2 are equal. This may not be the case in practice and the device dissipation will have to be calculated for any particular application.

Fig. 4 shows the intermodulation performance against I_p. The curves are independent of Vcc1 and Vcc2 but if Vcc1 becomes too low the output signal swing cannot be accommodated, and if Vcc2 becomes too low the circuit will not provide enough drive to sink the programmed current. Examples are shown of performance at various supply voltages.

**Fig. 2 Typical application and test circuit**

**Fig. 3 Compression point v. total output current**

**Fig. 4 Intermodulation v. programming current**

**Fig. 5 Supply current v. Vcc2 (I_p = 0)**

The current in pin 14 is equal to the current in pin 3 which is equal to the current in pin 11.
**Operational Amplifiers/Buffers**

**LF155/LF156/LF157 Series Monolithic JFET Input Operational Amplifiers**

LF155, LF155A, LF255, LF355, LF355A, LF355B Low Supply Current
LF156, LF156A, LF256, LF356, LF356A, LF356B Wide Band
LF157, LF157A, LF257, LF357, LF357A, LF357B Wide Band Decompensated ($A_{\text{MIN}} = 5$)

**General Description**

These are the first monolithic JFET input operational amplifiers to incorporate well matched, high voltage JFET's on the same chip with standard bipolar transistors (BI-FET Technology). These amplifiers feature low input bias and offset currents, low offset voltage and offset voltage drift, coupled with offset adjust which does not degrade drift or common-mode rejection. The devices are also designed for high slew rate, wide bandwidth, extremely fast settling time, low voltage and current noise and a low 1/f noise corner.

**Advantages**

- Replace expensive hybrid and module FET op amps
- Rugged JFETs allow blow-out free handling compared with MOSFET input devices
- Excellent for low noise applications using either high or low source impedance—very low 1/f corner
- Offset adjust does not degrade drift or common-mode rejection as in most monolithic amplifiers
- New output stage allows use of large capacitive loads (10,000 pF) without stability problems
- Internal compensation and large differential input voltage capability

**Applications**

- Precision high speed integrators
- Fast D/A and A/D converters
- High impedance buffers
- Wideband, low noise, low drift amplifiers
- Logarithmic amplifiers

**Common Features**

(LF155A, LF156A, LF157A)

- Low input bias current: $30 \, \text{pA}$
- Low Input Offset Current: $3 \, \text{pA}$
- High input impedance: $10^{12} \, \Omega$
- Low input offset voltage: $1 \, \text{mV}$
- Low input offset voltage temperature drift: $3 \, \mu \text{V/°C}$
- Low input noise current: $0.01 \, \text{pA/√Hz}$
- High common-mode rejection ratio: $100 \, \text{dB}$
- Large dc voltage gain: $106 \, \text{dB}$

**Uncommon Features**

**LF155A** | **LF156A** | **LF157A** | **(Av = 5)** | **UNITS**
--- | --- | --- | --- | ---
4 | 1.5 | 1.5 | | $\mu \text{s}$

**Extremely fast settling time to 0.01%**

<table>
<thead>
<tr>
<th><strong>Fast slew rate</strong></th>
<th><strong>Wide gain bandwidth</strong></th>
<th><strong>Low input noise voltage</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>5</td>
<td>12</td>
<td>20</td>
</tr>
</tbody>
</table>

**Simplified Schematic**

*C = 2 pF on LF157*
## Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>LF155A/6A/7A</th>
<th>LF155/6/7</th>
<th>LF355B/6B/7B</th>
<th>LF355A/6A/7A</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Supply Voltage</td>
<td></td>
<td>±22V</td>
<td>±22V</td>
<td>±22V</td>
<td>±18V</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Power Dissipation (Pd at 25°C)</td>
<td></td>
<td>150°C</td>
<td>150°C</td>
<td>115°C</td>
<td>115°C</td>
<td></td>
</tr>
<tr>
<td></td>
<td>THD Thermal Resistance (θja) (Note 1)</td>
<td></td>
<td>10°C</td>
<td>10°C</td>
<td>100°C</td>
<td>100°C</td>
<td></td>
</tr>
<tr>
<td></td>
<td>(H Package) Pd</td>
<td></td>
<td>670 mW</td>
<td>670 mW</td>
<td>570 mW</td>
<td>570 mW</td>
<td></td>
</tr>
<tr>
<td></td>
<td>(N Package) Pd</td>
<td></td>
<td>150°C/W</td>
<td>150°C/W</td>
<td>-150°C/W</td>
<td>-150°C/W</td>
<td></td>
</tr>
<tr>
<td></td>
<td>θja</td>
<td></td>
<td>150°C/W</td>
<td>150°C/W</td>
<td>500 mW</td>
<td>500 mW</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Differential Input Voltage</td>
<td></td>
<td>±40V</td>
<td>±40V</td>
<td>±40V</td>
<td>±30V</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Input Voltage Range (Note 2)</td>
<td></td>
<td>±20V</td>
<td>±20V</td>
<td>±20V</td>
<td>±16V</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Input Short Circuit Duration</td>
<td></td>
<td>Continuous</td>
<td>Continuous</td>
<td>Continuous</td>
<td>Continuous</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Storage Temperature Range</td>
<td></td>
<td>-65°C to +150°C</td>
<td>-65°C to +150°C</td>
<td>-65°C to +150°C</td>
<td>-65°C to +150°C</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Lead Temperature (Soldering, 10 seconds)</td>
<td></td>
<td>300°C</td>
<td>300°C</td>
<td>300°C</td>
<td>300°C</td>
<td></td>
</tr>
</tbody>
</table>

## Electrical Characteristics

### C Electrical Characteristics (Note 3)

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>LF155A/6A/7A</th>
<th>LF155/6/7</th>
<th>LF355A/6A/7A</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>VOS</td>
<td>Input Offset Voltage</td>
<td>Rg = 50Ω, TA = 25°C</td>
<td>1</td>
<td>2</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>Over Temperature</td>
<td>2.5</td>
<td>3</td>
<td>2.3</td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td>ΔVOS/ΔT</td>
<td>Average TC of Input Offset Voltage</td>
<td>Rg = 50Ω</td>
<td>3</td>
<td>3</td>
<td>0.5</td>
<td>0.5</td>
</tr>
<tr>
<td>ΔTC/ΔVOS</td>
<td>Change in Average TC with VOS Adjust</td>
<td>Rg = 50Ω, (Note 4)</td>
<td>5</td>
<td>5</td>
<td>μV/°C</td>
<td>per mV</td>
</tr>
<tr>
<td>Ios</td>
<td>Input Offset Current</td>
<td>TJ = 25°C, (Note 3, 5)</td>
<td>3</td>
<td>10</td>
<td>3</td>
<td>10</td>
</tr>
<tr>
<td></td>
<td>TJ &lt; THIGH</td>
<td>10</td>
<td>10</td>
<td>1</td>
<td>nA</td>
<td></td>
</tr>
<tr>
<td>Ib</td>
<td>Input Bias Current</td>
<td>TJ = 25°C, (Note 3, 5)</td>
<td>30</td>
<td>50</td>
<td>30</td>
<td>50</td>
</tr>
<tr>
<td></td>
<td>TJ &lt; THIGH</td>
<td>25</td>
<td>5</td>
<td>5</td>
<td>nA</td>
<td></td>
</tr>
<tr>
<td>Rin</td>
<td>Input Resistance</td>
<td>TJ = 25°C</td>
<td>10</td>
<td>10</td>
<td>10</td>
<td>10</td>
</tr>
<tr>
<td>Avol</td>
<td>Large Signal Voltage Gain</td>
<td>Vg = ±15V, TA = 25°C</td>
<td>50</td>
<td>200</td>
<td>50</td>
<td>200</td>
</tr>
<tr>
<td></td>
<td>Vg = ±10V, RL = 2k</td>
<td>25</td>
<td>25</td>
<td>V/mV</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Vo</td>
<td>Output Voltage Swing</td>
<td>Vg = ±15V, RL = 10k</td>
<td>±12</td>
<td>±12</td>
<td>±12</td>
<td>±12</td>
</tr>
<tr>
<td></td>
<td>Vg = ±15V, RL = 2k</td>
<td>±12</td>
<td>±12</td>
<td>±12</td>
<td>±12</td>
<td>V</td>
</tr>
<tr>
<td>Vcm</td>
<td>Input Common-Mode Voltage Range</td>
<td>Vg = ±15V</td>
<td>±11</td>
<td>±11</td>
<td>±11</td>
<td>±11</td>
</tr>
<tr>
<td></td>
<td>CMRR</td>
<td>85</td>
<td>85</td>
<td>85</td>
<td>85</td>
<td>dB</td>
</tr>
<tr>
<td>Psrr</td>
<td>Supply Voltage Rejection Ratio</td>
<td>(Note 6)</td>
<td>85</td>
<td>100</td>
<td>85</td>
<td>100</td>
</tr>
</tbody>
</table>

### C Electrical Characteristics T_A = 25°C, V_S = ±15V

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>LF155A/355A</th>
<th>LF156A/356A</th>
<th>LF157A/357A</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>sr</td>
<td>slew rate</td>
<td>LF155A/6A; Ay = 1, LF157A; Ay = 5</td>
<td>3</td>
<td>5</td>
<td>10</td>
<td>2</td>
</tr>
<tr>
<td>gbw</td>
<td>Gain Bandwidth Product</td>
<td></td>
<td>2.5</td>
<td>4</td>
<td>4.5</td>
<td>15</td>
</tr>
<tr>
<td>ts</td>
<td>Setting Time to 0.01%</td>
<td>(Note 7)</td>
<td>4</td>
<td>1.5</td>
<td>1.5</td>
<td>1.5</td>
</tr>
<tr>
<td>en</td>
<td>Equivalent Input Noise Voltage</td>
<td>Rg = 100Ω</td>
<td>f = 100 Hz</td>
<td>25</td>
<td>15</td>
<td>15</td>
</tr>
<tr>
<td></td>
<td>f = 1000 Hz</td>
<td>25</td>
<td>12</td>
<td>12</td>
<td>12</td>
<td>nV/√Hz</td>
</tr>
<tr>
<td>in</td>
<td>Equivalent Input Noise Current</td>
<td>f = 100 Hz</td>
<td>0.01</td>
<td>0.01</td>
<td>0.01</td>
<td>0.01</td>
</tr>
<tr>
<td></td>
<td>f = 1000 Hz</td>
<td>0.01</td>
<td>0.01</td>
<td>0.01</td>
<td>0.01</td>
<td>pA/√Hz</td>
</tr>
</tbody>
</table>
The SL541 is a monolithic amplifier designed for optimum pulse response and applications requiring high slew rate with fast settling time to high accuracy. The high open loop gain is stable with temperature, allowing the desired closed loop gain to be achieved using standard operational amplifier techniques. The device has been designed for optimum response at a gain of 20dB when no compensation is required. The SL541B has a guaranteed input offset voltage of ±5mV maximum and replaces the SL541C.

The SL541B is tested in two circuit applications (A and B).

**FEATURES**
- High Slew Rate: 175V/µs
- Fast Settling Time: 1% in 50ns
- Open Loop Gain: 70dB (SL541B)
- Wide Bandwidth: DC to 100MHz at 10dB Gain
- Very Low Thermal Drift: 0.02dB/°C
- Guaranteed 5mV input offset maximum
- Full Military Temperature Range (DIL Only)
- Package: 10 Lead TO-5
  14 Lead DIL Ceramic

**APPLICATIONS**
- Wideband IF Amplification
- Wideband Video Amplification
- Fast Settling Pulse Amplifiers
- High Speed Integrators
- D/A and A/D Conversion
- Fast Multiplier Preamps

**ABSOLUTE MAXIMUM RATINGS**
- Supply voltage (V+ to V−) 24V
- Input voltage (Inv. I/P to non inv. I/P) ±9V
- Storage temperature −55°C to +175°C
- Chip operating temperature +175°C
- Operating temperature: TO-5: −55°C to +85°C
  DIL: −55°C to +125°C
- Thermal resistances
  Chip-to-ambient: TO-5 220°C/W
  DIL 125°C/W
  Chip-to-case: TO-5 60°C/W
  DIL 40°C/W

![Fig. 1 Pin connections](image1.png)

![Fig. 2 SL541 circuit diagram (TO-5 pin nos.)](image2.png)
## ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated):
- \( T_{\text{amb}} = 25^\circ \text{C} \)
- \( R_C = 0 \)Ω

Test circuits: see Fig. 8

<table>
<thead>
<tr>
<th>Characteristic</th>
<th>Circuit</th>
<th>Value</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Static nominal supply current</td>
<td>A, B</td>
<td>16</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>Input bias current</td>
<td>A, B</td>
<td>7</td>
<td>( \mu )A</td>
<td></td>
</tr>
<tr>
<td>Input offset voltage</td>
<td>A, B</td>
<td>5</td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td>Dynamic open loop gain</td>
<td>A</td>
<td>45</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td></td>
<td>B</td>
<td>54</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>60</td>
<td>dB</td>
<td>600Ω load</td>
</tr>
<tr>
<td>Open loop temperature coefficient</td>
<td>A, B</td>
<td>-0.02</td>
<td>dB/°C</td>
<td></td>
</tr>
<tr>
<td>Closed loop bandwidth (-3dB)</td>
<td>A, B</td>
<td>100</td>
<td>kHz</td>
<td>X10 gain</td>
</tr>
<tr>
<td>Sew rate (4V peak)</td>
<td>A, B</td>
<td>100</td>
<td>V/\mu s</td>
<td>X10 gain</td>
</tr>
<tr>
<td>Setting time to 1 %</td>
<td>A, B</td>
<td>50</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>100</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Maximum output voltage (+ve)</td>
<td>A</td>
<td>5.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td>(-ve)</td>
<td>-1.9</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Maximum output current</td>
<td>A</td>
<td>2.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td>(-ve)</td>
<td>-3.0</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td>A, B</td>
<td>6.5</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>Maximum input voltage (+ve)</td>
<td>A</td>
<td>5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td>(-ve)</td>
<td>-1</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td>A, B</td>
<td>3</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Supply line rejection (+ve)</td>
<td>A, B</td>
<td>54</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td></td>
<td>(-ve)</td>
<td>46</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td>Input offset current</td>
<td>A, B</td>
<td>9.85</td>
<td>( \mu )A</td>
<td></td>
</tr>
<tr>
<td>Common mode rejection</td>
<td>A, B</td>
<td>60.7</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td>Input offset voltage drift</td>
<td>A</td>
<td>25</td>
<td>( \mu )V/°C</td>
<td></td>
</tr>
</tbody>
</table>

### OPERATING NOTES

The SL541 may be used as a normal, but non-saturating operational amplifier, in any of the usual configurations (amplifiers, integrators etc.), provided that the following points are observed:

1. Positive supply line decoupling back to the output load earth should always be provided close to the device terminals.
2. Compensation capacitors should be connected between pins 4 and 5. These may have any value greater than that necessary for stability without causing side offsets.
3. The circuit is generally intended to be fed from a fairly low impedance (<1kΩ), as seen from pins 6 and 9 — 100Ω or less results in optimum speed.
4. The circuit is designed to withstand a certain degree of capacitive loading (up to 20pF) with virtually no effect. However, very high capacitive loads will cause loss of speed due to the extra compensation required and asymmetric output slew rates.
5. Pin 10 does not need to be connected to zero volts except where the clipping levels need to be defined accurately w.r.t. zero. If disconnected, an extra ±0.5 volt uncertainty in the clipping levels results, but the separation remains. However, the supply line rejection is improved if pin 10 can be left open-circuit (circuit B only).

*Fig. 3 Performance graphs — gain v. frequency (load = 2kΩ/10pF) * Set operating note 2
Figure 1-1 HP Model 3708A Noise and Interference Test Set
Table 1-1 Specifications

Except where otherwise indicated, the following parameters are warranted performance specifications. Parameters described as “typical” or “nominal” are supplemental characteristics which provide a useful indication of typical, but non-warranted performance characteristics. All specifications are guaranteed over an ambient temperature of 0° to 55°C, except where otherwise stated.

NOISE GENERATION

Band-limited white noise, available as “noise only” (Noise Output connector) or as “noise + carrier” (IF Output connector).

Level range of noise
At Noise Output connector (max output 6 dB lower at IF Output).
+6 to -80 dBm (filter-dependent, see table below); -70 dBm/Hz (filter-dependent, see table below) to -154 dBm/Hz.

Absolute accuracy of noise power (Noise Output connector)
After calibration of power meter with the 0 dBm reference tone (70 or 140 MHz).
± 0.25 dB in range +6 to -10 dBm output power at 23 ± 3°C;
± 0.5 dB in range +6 to -55 dBm output power.

Band-limiting filters
The noise bandwidth of each instrument filter set is individually measured and stored in non-volatile memory. Values given below are typical and individual instruments will show different values on the front panel display.

Noise bandwidth accuracy: ± 0.15 dB ± 2.5%.

<table>
<thead>
<tr>
<th>Frequency Band (MHz)</th>
<th>Flatness (wrt centre frequency) (dB)</th>
<th>Noise Bandwidth* (MHz)</th>
<th>Typical Temperature Stability (dB/°C)</th>
<th>Max No* (dBm/Hz)</th>
<th>Min N* (dBm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>70 ± 5</td>
<td>± 0.3</td>
<td>18</td>
<td>0.001</td>
<td>-67</td>
<td>-81</td>
</tr>
<tr>
<td>70 ± 20</td>
<td>± 0.4</td>
<td>60</td>
<td>0.001</td>
<td>-72</td>
<td>-75</td>
</tr>
<tr>
<td>140 ± 40</td>
<td>± 0.5</td>
<td>125</td>
<td>0.001</td>
<td>-75</td>
<td>-73</td>
</tr>
<tr>
<td>10 to 200</td>
<td>± 0.6</td>
<td>215</td>
<td>0.0015</td>
<td>-78</td>
<td>-70</td>
</tr>
</tbody>
</table>

*Nominal values, will vary for individual instruments.

C/N power ratio (IF Output connector)
Range: -10 to 60 dB.
Accuracy:
Over range C = +1 to -5 dBm, C/N = 10 to 30 dB, 23 ± 3°C,
± 0.3 dB for 70 ± 20 MHz filter;
± 0.35 dB for 140 ± 40 MHz filter.
Over range C = +5 to -40 dBm, N = 0 to -45 dBm.
C/N = 0 to 40 dB.
± 0.5 dB for all filters.
Typical results as shown in graph below.

Response time (tracking speed)
Typically 10 ms for a carrier power change ≤ ± 5 dB.

INTERFERENCE SIGNAL INPUTS

The HP 3708A offers two distinct facilities for interference tests. Both are broadband inputs, with a frequency range of 10 to 200 MHz.

AUXILIARY INTERFERER INPUT (rear panel)
Provides a fixed-loss path to the IF Output (but not to the Noise Output).

Flatness
70 ± 20 MHz: ± 0.2 dB with respect to 70 MHz.
140 ± 40 MHz: ± 0.6 dB with respect to 140 MHz.

Loss to IF Output
Typically 15 dB.

INTERFERER (I) INPUT (front panel, common to Ext Filter Input)

Valid interferer input power
-30 dBm typical (indicated by I Level lamps on front panel).
### Table 1-1 Specifications (continued)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>C/I power ratio</strong></td>
<td><strong>Range</strong>: -10 to 60 dB.</td>
</tr>
<tr>
<td><strong>Accuracy</strong></td>
<td><strong>Over range C = +1 to -5 dBm, C/I = 10 to 30 dB, 23 ± 3°C.</strong></td>
</tr>
<tr>
<td></td>
<td>± 0.3 dB for 70 ± 10 MHz interferer;</td>
</tr>
<tr>
<td></td>
<td>± 0.35 dB for 140 ± 10 MHz interferer.</td>
</tr>
<tr>
<td></td>
<td><strong>Over range C = +5 to -40 dBm, I = 0 to -45 dBm,</strong></td>
</tr>
<tr>
<td></td>
<td><strong>C/I = 0 to 40 dB.</strong></td>
</tr>
<tr>
<td></td>
<td>± 0.5 dB for interferer tone 70 ± 20 MHz;</td>
</tr>
<tr>
<td></td>
<td>± 0.6 dB for interferer tone 140 ± 40 MHz.</td>
</tr>
<tr>
<td><strong>Typical results</strong></td>
<td>As shown in graph below.</td>
</tr>
<tr>
<td><strong>POWER MEASUREMENT</strong></td>
<td>Specifications apply to Power Meter input only.</td>
</tr>
<tr>
<td><strong>Measurement range</strong></td>
<td>+6 to -55 dBm.</td>
</tr>
<tr>
<td><strong>Absolute Accuracy</strong></td>
<td>± 0.3 dB at 0 dBm, 70 MHz;</td>
</tr>
<tr>
<td></td>
<td>(± 0.15 dB at 0 dBm, 23 ± 3°C, 70/140 MHz after calibration using reference tone — see below).</td>
</tr>
<tr>
<td><strong>Flatness</strong></td>
<td>10 to 180 MHz: ± 0.3 dB with respect to 70 MHz.</td>
</tr>
<tr>
<td><strong>Resolution</strong></td>
<td>0.01 dB.</td>
</tr>
<tr>
<td><strong>Linearity</strong></td>
<td>Measured at 70 MHz.</td>
</tr>
<tr>
<td></td>
<td>+5 to -35 dBm: ± 0.1 dB (typically ± 0.05 dB).</td>
</tr>
<tr>
<td></td>
<td>-35 to -45 dBm: ± 0.3 dB.</td>
</tr>
<tr>
<td><strong>REFERENCE TONE OUTPUT</strong></td>
<td>70/140 MHz crystal-controlled oscillator, front-panel selectable. Other frequencies available on special order.</td>
</tr>
<tr>
<td><strong>Frequency</strong></td>
<td>0 dBm ± 0.15 dB.</td>
</tr>
<tr>
<td></td>
<td>Factory-set to 0 dBm ± 0.05 dB at 23 ± 3°C.</td>
</tr>
<tr>
<td><strong>Harmonic content</strong></td>
<td>&lt; -25 dBc.</td>
</tr>
<tr>
<td><strong>INSERTION LOSS MEASUREMENT</strong></td>
<td>Accuracy ± 0.2 dB at 70 or 140 MHz.</td>
</tr>
<tr>
<td><strong>Range</strong></td>
<td>-5 to 35 dB.</td>
</tr>
<tr>
<td><strong>CARRIER PATH</strong></td>
<td>The carrier path is specified from IF Input to IF Output.</td>
</tr>
<tr>
<td><strong>Gain (at 70 MHz)</strong></td>
<td>0 ± 0.4 dB (typically 0 ± 0.1 dB).</td>
</tr>
<tr>
<td><strong>Flatness</strong></td>
<td>70 ± 20 MHz: ± 0.2 dB with respect to 70 MHz (typically ± 0.1 dB).</td>
</tr>
<tr>
<td></td>
<td>140 ± 40 MHz: ± 0.3 dB with respect to 140 MHz (typically ± 0.1 dB).</td>
</tr>
<tr>
<td><strong>Group delay</strong></td>
<td>0.2 ns for ranges 70 ± 20 MHz, 140 ± 40 MHz.</td>
</tr>
<tr>
<td><strong>3rd order intercept point</strong></td>
<td>Typically +29 dBm.</td>
</tr>
</tbody>
</table>
Table 1–1 Specifications (continued)

<table>
<thead>
<tr>
<th>NOISE BANDWIDTH MEASUREMENT</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Accuracy</strong></td>
</tr>
<tr>
<td>± 0.4 dB ± 10% (includes insertion loss measurement accuracy of ± 0.2 dB).</td>
</tr>
<tr>
<td><strong>Range</strong></td>
</tr>
<tr>
<td>Function of insertion loss and filter bandwidth, see graph below.</td>
</tr>
</tbody>
</table>

![Graph showing noise bandwidth vs. frequency]  

<table>
<thead>
<tr>
<th>HP-IB FACILITIES</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Mode</strong></td>
</tr>
<tr>
<td>Addressable; factory-preset address 8, selected by rear-panel switch.</td>
</tr>
<tr>
<td><strong>Load</strong></td>
</tr>
<tr>
<td>One bus load.</td>
</tr>
<tr>
<td><strong>Local switch</strong></td>
</tr>
<tr>
<td>Allows switching from remote to local control, except when controller has issued a local lockout command.</td>
</tr>
<tr>
<td><strong>Interface functions subset</strong></td>
</tr>
<tr>
<td>SH1, AH1, T6, L4, SR1, RL1, PP0, DC1, DT1, C0.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>GENERAL</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Connectors</strong></td>
</tr>
<tr>
<td>All signal connectors in the HP 3708A are BNC type and have a return loss &gt; 26 dB (except the rear-panel Aux Interferer input, with a return loss of 18 dB, typically).</td>
</tr>
<tr>
<td><strong>Power supply</strong></td>
</tr>
</tbody>
</table>
| Input voltages: 100/120/220/240V ac.  
| Tolerance: ±5 to −10%.  
| Frequency: 48 to 66 Hz.  
| Power consumption: 150VA max. |
| **Dimensions** (including connectors and feet) |
| 145 mm (5.75 in) high; 425 mm (16.75 in) wide; 540 mm (21.2 in) deep. |
| **Weight** |
| 16 kg (35 lb), net; 29 kg (63 lb), shipping. |
| **Environment** |
| 0°C to 55°C operating; −40°C to 75°C, storage. |

<table>
<thead>
<tr>
<th>Options</th>
</tr>
</thead>
<tbody>
<tr>
<td>In the HP 3708A standard instrument, all signal connectors impedances are 75Ω nominal, unbalanced to ground. Reference tone oscillator frequency is 70/140 MHz, selectable from the front panel. Reference tone oscillator frequencies other than the standard values are available on a special order basis.</td>
</tr>
<tr>
<td><strong>001:</strong> CONNECTORS: all signal connectors impedances are 50Ω nominal, unbalanced to ground.</td>
</tr>
<tr>
<td><strong>801:</strong> PROTECTIVE FRONT COVER.</td>
</tr>
<tr>
<td><strong>907:</strong> FRONT HANDLE KIT: adds front handles to the HP 3708A. Options 801 and 907 cannot be fitted at the same time.</td>
</tr>
<tr>
<td><strong>908:</strong> RACK FLANGE KIT: enables the HP 3708A to be secured in a 483 mm (19 in) rack.</td>
</tr>
<tr>
<td><strong>909:</strong> RACK AND HANDLE KIT: combination of Options 907 and 908.</td>
</tr>
<tr>
<td><strong>910:</strong> EXTRA SET OF MANUALS.</td>
</tr>
</tbody>
</table>
Figure 1-1 Model 3764A and Accessories supplied
Table 1-1 SPECIFICATIONS

Except where otherwise indicated the following parameters are warranted performance specifications. Parameters described as 'typical' or 'nominal' are supplemental characteristics which provide a useful indication of typical, but non-warranted, performance characteristics.

GENERATOR SECTION

Data Outputs

CODED
Format: Coded Mark Inversion (CMI).
Rate: 139.264 Mbit/s.
Impedance: nominal 75Ω unbalanced to GND.
Levels: + and - 0.5V ± 10%.
Transition Times: < 2 ns into 75Ω.
Transition Tolerance (139.264 MHz internal clock):
- negative transitions ± 100 ps;
- coincident positive transitions ± 500 ps;
- mid-period positive transitions ± 350 ps.
Overshoot/Preshoot: < 5% of pulse amplitude.

BINARY
Format: squarewave, 50% ± 10% duty cycle on internal clock.
Impedance: low, unbalanced.
Amplitude: nominal ECL levels.
Jitter (Jitter Generator off): < 0.5% period ± 50 ps pk-pk (e.g. < 0.005 UI pk-pk at 1 kHz; < 0.0135 UI pk-pk at 170 MHz).
External Load: 75Ω to -2V, dc coupled; 75Ω to GND, ac coupled.

Clock Output
Format: squarewave, 50% ± 10% duty cycle on internal clock.
Impedance: low, unbalanced.
Amplitude: nominal ECL levels.
Jitter (Jitter Generator on): < 0.5% period ± 50 ps pk-pk (e.g. < 0.005 UI pk-pk at 1 kHz; < 0.0135 UI pk-pk at 170 MHz).
External Load: 75Ω to -2V, dc coupled; 75Ω to GND, ac coupled.

Generator Clock Monitor Output (Rear Panel)
Source: internal or external clock.
Format: when the jitter generator is used this clock output will not be jittered by it.
Impedance: low, unbalanced to GND.
Amplitude: nominal ECL levels.
External Load: 75Ω to -2V, dc coupled; 75Ω to GND, ac coupled.

Patterns
PRBS: 2^{13}−1. Polynomial is D(23) + D(18) + 1 = 0. Inverted sequence 23 zeros.
Word: variable length from 1 to 16 bits.
Alternating Word: external signal controls output of two half length words, changeover is synchronous with the end of a word. The half length word can be varied in length from 1 bit to 8 bits.
AIS: continuous “all ones” pattern.

Error Add (Binary Errors)
Fixed: average error ratio of 1 error in 1000 clock periods (1.10^{-3}).
Flexible: one error introduced for each press of the SINGLE ERROR ADD key.

Pattern Trigger Output (Rear Panel)
Format: one pulse per PRBS or Word pattern.
Position: fixed.
Width: two clock periods.
Impedance: nominal 50Ω unbalanced.
Amplitude: 1V pk minimum.
Protection: open/short circuit protected, maximum voltage ± 5V short term.
Alternating Word Control Input (Rear Panel)

Function: the frequency of the applied signal controls the changeover rate of the half length words in alternating word mode.
Impedance: nominal 1 kΩ unbalanced.
Maximum Input: 5V rms.
Sensitivity: 250 mV pk-pk squarewave dc to 100 kHz; 500 mV pk-pk sine or triangular wave 200 Hz to 100 kHz.

Receiver Clock Output (Rear Panel)

Impedance: low, unbalanced.
Amplitude: nominal ECL levels.
External load: 50Ω to -2V dc coupled, or 50Ω to GND ac coupled.

Synchronisation

Modes: automatic, manual or external.

AUTOMATIC (for bit-rates > 500 kbit/s)
Sync. Loss: greater than 10,000 errors in 90,000 clock periods.
Sync. Gain: less than 10 errors in 90 clock periods.
MANUAL
Operation: pressing the MANUAL SYNC. key will initiate a resync.

EXTERNAL SYNC. INPUT (REAR PANEL)
Operation: a “high” level on the input signal initiates a resync.
Format: nominal ECL levels.
Impedance: nominal 50Ω unbalanced to -2V.
Pulse Width: minimum 20 ns.

Receiver Pattern Trigger Output (Rear Panel)

Format: one pulse per PRBS or Word pattern.
Position: Fixed.
Width: two clock periods.
Impedance: nominal 50Ω unbalanced to GND.
Amplitude: 1 V pk minimum.
Protection: open/short circuit protected, maximum voltage ±5V short term.

Error Output (Rear Panel)

Format: one edge per error. When a data loss is detected the error output port will give a continuous stream of errors. When a sync.loss is detected the output port will give an output equivalent to every other bit in error.
Impedance: nominal 50Ω to GND, unbalanced.
Amplitude: minimum 1V pk-pk about GND.
Protection: open/short circuit protected, maximum voltage ±5V short term.

Auxiliary Inputs

ANALOG (1 OFF)
Format: voltage range 0 to +14.0V.
Resolution: 100 mV.
Impedance: nominal 1 MΩ.
DIGITAL (7 OFF)
Format: 3 are nominal ECL levels. Impedance 50Ω to -2V.
4 are nominal TTL levels.
ERROR ANALYZER SECTION

Measurement Mode: the instrument will measure errors from two sources. These will be either binary errors, resulting from a bit-by-bit comparison of the received data with the internal reference pattern, or errors detected by external equipment, and input to the 3764A in the form of one pulse per error.

GATING PERIOD
Timed: a repetitive timed interval can be set in steps of 1 s. (Minimum interval 1 s, maximum interval approximately 100 days.) The intervals are contiguous with no "dead-time" between them.
Manual: START/STOP key is used to control the length of the gating period.
Single: the range of the single shot gating period is in 1 s increments from 1 s to approximately 100 days.

Measurements

ERROR RATIO
Method: calculates the ratio of counted errors to the number of clocks in the selected gating period.
Display: of the form X.Y x 10\textsuperscript{-N} where N is in the range 1 to 15. If the result is based on < 100 errors the display is truncated to X x 10\textsuperscript{-N}.

ERROR COUNT
Method: totalizes errors over the selected gating period.
Display: individual counts displayed to 99,999 then display changes to X.Y x 10\textsuperscript{-N}, N ≥ 1 (Integers).

ERROR SECONDS
Method: counts the number of seconds in the gating period which contain at least one error.
Display: as for Error Count.

ERROR FREE SECONDS
Method: counts the number of seconds in the gating period which contain no errors.
Display: as for Error Count.

% AVAILABILITY
Method: repetitively calculates the system error ratio over 1 s timed intervals during the overall gating period. The system is deemed to be "unavailable" when the error ratio is greater than a preset threshold (Th) for at least 10 consecutive 1 s timed intervals. The system becomes "available" when the error ratio is less than this threshold for at least 10 consecutive 1 s timed intervals.
Threshold (Th): selected over the range 10\textsuperscript{-4} to 10\textsuperscript{-9}.

%ER < N
Method: measures the error ratio over repetitive timed intervals (T), then calculates the % of the total gating period time (T) when the error ratio was less than the threshold value (N). Results are only accumulated when the system under test is deemed "available". During periods of system "unavailability" the measurement counters freeze.

Measurement Period: the repetitive timed interval (T) may be selected for 1 s or 60 s.
Error Ratio Threshold (N): variable over the range 10\textsuperscript{-4} to 10\textsuperscript{-9}. The value of the threshold may be changed during or after a gating period without affecting the basic measurement. This allows a first approximation of the distribution of the error ratio results.

%EFS
Method: calculates the ratio of error free seconds to the total number of "available" seconds in the gating period. During periods of system "unavailability" the measurement counters freeze.

REAL TIME, PERPETUAL CLOCK

Function: gives the ability to display and record the following modes.
(a) Local time: shows hours, minutes and seconds;
(b) Date: shows day, month, year;
(c) Elapsed time: shows the start of a gating period in days, hours, minutes and seconds.
Source: internal crystal oscillator with battery back-up.
Note: the clock allows for leap years and all monthly day variances.

FLAGS

Mode: certain flags in addition to being displayed when they occur, are latched in the 3764A and may be viewed subsequently on the display. These are Pattern Sync Loss (SL); AIS (AI); Data Loss (DL); Clock Loss (CL); Out of Lock – option 002 only (OL); Unavailability (UA); Power Loss. The flags are displayed in order of occurrence.

HP-IB

Modes: addressable or talk only.
Flags: Remote; Listen; Talk and SRO are indicated by LED.
Implementation: IEEE Std 488 - 1978 implementation is as follows SH1; AH1; T6; TEO; L4; LE0; SR1; RL1; PP0; DC1; DT0; CO; E1.
The HP-IB capability also conforms to IEEE Std 72B-1982 for Codes and Formats.

PRINTER

Type: 20 column impact printer.
Printing Speed: typically 0.7 lines per second.
Buffer Store: approximately 100 lines.
Model 3764A

GENERAL

Power Supply: switched 230V + 10% -18% or 115V +10% -22% ac, 48 Hz to 66 Hz.
Probe Power: HP active probes may be powered from the 3764A's connector. Supplies available: +15V, -12.6V and GND.
Connectors: all connectors are BNC. Other types may be available to special order.
Dimensions: 178 mm high; 425 mm long (7 in x 16.75 in x 17.3 in).
Weight: net wt 15 kg (33 lb) approximately, depending on option; shipping wt (inc front panel cover) 27 kg (59 lb).
Environment: operating temperature 0°C to 55°C; printer 0°C to 50°C; storage temperature range -40°C to +75°C.

OPTIONS

001 FOUR FREQUENCY OPERATION

Internal Clock Source

Frequency: four crystal-controlled frequencies of 2.048 MHz; 8.448 MHz; 34.368 MHz and 139.264 MHz.
Parameters: other parameters as for the Generator Internal Clock Source of the Standard Instrument.
OFFSET
No internal frequency offsets are available. Frequency offsets may be achieved utilizing an external clock source.

External Clock Source


Data Outputs

CODED
Bit-rate: 2M 2.048 Mbit/s, 8M 8.448 Mbit/s, 34M 34.368 Mbit/s and 139M 139.264 Mbit/s.
Format: 2M, 8M & 34M HD83/RZ; 139M CMI.
Nominal Maximum pk Volts: 2M & 8M 2.37V; 34M 1.0V; 139M 0.5V.
PRBS: 2M & 8M 2^29 -1; 34M & 139M 2^13 -1.
Nominal Impedance to GND: 75Ω.
Transition Times (75Ω): 2M, 8M & 34M < 5 ns; 139M < 2 ns.
Patterns: as for Standard Instrument.
Protection: open/short circuit protected, maximum voltage ± 5V short term.

BINARY
Format (Nominal): 2M, 8M & 34M TTL RZ/NRZ; 139M ECL RZ/NRZ.
Rate: 2M, 8M & 34M 1 kbit/s to 50 Mbit/s; 139M 1 kbit/s to 170 Mbit/s.
Nominal Impedance: 2M, 8M & 34M 75Ω to GND; 139M 75Ω to -2V.

Clock Outputs

Format: 2M, 8M & 34M nominal TTL levels; 139M nominal ECL levels.
Rate: 2M, 8M & 34M 1 kHz to 50 MHz; 139M 1kHz to 170 MHz.
External Load: 2M, 8M & 34M 75Ω to GND; 139M 75Ω to -2V, dc 139M 75Ω to GND, ac.

Receiver Clock Source

RECOVERED
Rate: 2.048 MHz, 8.448 MHz, 34.368 MHz and 139.264 MHz.

BINARY
Frequency: 2M, 8M & 34M 1 kHz to 50 MHz; 139M 1 kHz to 170 MHz.
Format: 2M, 8M & 34M nominal TTL levels; 139M nominal ECL levels.
Impedance: 2M, 8M & 34M nominal 75Ω to GND; 139M nominal 75Ω to -2V.

Data Inputs

CODED-TERMINATED MODE
Bit-rate: 2M 2.048 Mbit/s; 8M 8.448 Mbit/s; 34M 34.368 Mbit/s; 139M 139.264 Mbit/s.
Format: 2M, 8M & 34M HD83/RZ; 139M CMI.
Nominal Maximum pk Volts: 2M & 8M 2.37V; 34M 1.0V; 139M 0.5V.
PRBS: 2M & 8M 2^29 -1; 34M & 139M 2^13 -1.
Nominal Impedance: 2M, 8M & 34M 75Ω to GND; 139M 75Ω to -2V.
Compensation for Maximum Loss: 2M & 34M 1 kHz to 34M 12 dB.
Polarity: Data or Data, switched at the binary level.
Equalization: automatic equalization for cable loss. See above for maximum loss compensation.
Other Patterns: as for Standard Instrument.

CODED-MONITOR MODE
Additional Gain: 2M & 8M 30 dB; 34M & 139M 26 dB.
Other Parameters: as for Terminated Mode.

BINARY
Bit-rate: 2M, 8M & 34M 1 kbit/s to 50 Mbit/s; 139M 1 kbit/s to 170 Mbit/s.
Nominal Amplitude: 2M, 8M & 34M TTL levels; 139M ECL levels.
Nominal Impedance: 2M, 8M & 34M 75Ω to GND; 139M 75Ω to -2V.

EXTERNAL ERRORS
Bit-rate: 2M, 8M & 34M 1 kbit/s to 50 Mbit/s; 139M 1 kbit/s to 170 Mbit/s.
Nominal Amplitude: 2M, 8M & 34M TTL levels; 139M ECL levels.
Nominal Impedance: 2M, 8M & 34M 75Ω unbalanced to GND; 139M 75Ω unbalanced to -2V.
002 JITTER GENERATION AND MEASUREMENT

Jitter Generator Section

INTERNAL JITTER MODULATION
Fixed Frequency Points:

<table>
<thead>
<tr>
<th>Frequency (Hz)</th>
<th>Amplitude (UI pk-pk)</th>
</tr>
</thead>
<tbody>
<tr>
<td>100</td>
<td>0.01</td>
</tr>
<tr>
<td>200</td>
<td>0.01</td>
</tr>
<tr>
<td>500</td>
<td>0.01</td>
</tr>
<tr>
<td>1 kHz</td>
<td>0.75</td>
</tr>
<tr>
<td>2 kHz</td>
<td>0.75</td>
</tr>
<tr>
<td>5 kHz</td>
<td>0.75</td>
</tr>
<tr>
<td>10 kHz</td>
<td>0.50</td>
</tr>
<tr>
<td>20 kHz</td>
<td>0.50</td>
</tr>
<tr>
<td>50 kHz</td>
<td>0.50</td>
</tr>
<tr>
<td>1 MHz</td>
<td>0.35</td>
</tr>
<tr>
<td>2 MHz</td>
<td>0.35</td>
</tr>
<tr>
<td>5 MHz</td>
<td>0.35</td>
</tr>
<tr>
<td>10 MHz</td>
<td>0.35</td>
</tr>
</tbody>
</table>

Amplitude/Frequency:

- Amplitude Steps: 0.1 UI pk-pk in the range 100 Hz to 5 kHz;
- 0.01 UI pk-pk in the range 10 kHz to 4 MHz.

Frequency Accuracy: crystal controlled, better than 0.1%.

Absolute Accuracy: (referred to generator clock monitor output and measured on the 0 to 1 transition of the clock output.)

Jitter Reference Clock Input (Rear Panel)

Impedance: nominal 75Ω to GND, unbalanced.
Amplitude: nominal ECL levels.

Demodulated Jitter Output (Rear Panel)

Impedance: nominal voltage source, minimum load nominally 50Ω to GND.
Amplitude: range 1 - 5.0V/UI pk-pk;
range 10 - 0.5V/UI pk-pk.

Accuracy: as per measurement circuit (when terminated 50Ω to GND).
Bandwidth: nominally 2 Hz to 3.5 MHz.

Jitter Measurement Input (Rear Panel)

Impedance: nominal 50Ω to GND.
Sensitivity: range 1 - 0.2 UI/V pk-pk;
range 10 - 2.0 UI/V pk-pk.

Jitter Measurement Section

All jitter measurements are made over a selected gating period, as per the error measurements.

JITTER AMPLITUDE
Method: measures maximum value of pk-pk timing jitter over the selected gating period.

<table>
<thead>
<tr>
<th>Jitter Amplitude Range</th>
<th>1 UI</th>
<th>10 UI</th>
</tr>
</thead>
<tbody>
<tr>
<td>Max jitter amplitude (UI pk-pk)</td>
<td>1.15</td>
<td>11.5</td>
</tr>
<tr>
<td>Lowest specified frequency (Internal Reference)</td>
<td>200 Hz</td>
<td>200 Hz</td>
</tr>
<tr>
<td>Lowest specified frequency (External Reference)</td>
<td>nominally</td>
<td>nominally</td>
</tr>
<tr>
<td>Highest specified frequency</td>
<td>3.5 MHz</td>
<td>10 kHz</td>
</tr>
</tbody>
</table>

Intrinsic Jitter:

- < 0.02 UI pk-pk on range 10;
- < 0.01 UI pk-pk on range 1.
RANGE 1
Accuracy (at 1 kHz):
(Internal Reference) ± 3% ± 0.01 UI pk-pk;
(External Reference) ± 3% ± 0.02 UI pk-pk.
Intrinsic Jitter: ≤ 0.01 UI with a 99.8% confidence level
(as measured on binary clock with HP1 filter and Internal Reference).

RANGE 10
Accuracy (at 1 kHz):
(Internal Reference) ± 3% ± 0.1 UI pk-pk;
(External Reference) ± 3% ± 0.2 UI pk-pk.
Intrinsic Jitter: ≤ 0.1 UI with a 99.8% confidence level
(as measured on binary clock with HP1 filter and Internal Reference).

Additional Degradation Factors: applicable to ranges 1 and 10.
Frequency Response: < 200 Hz and > 1 MHz — less than ± 5%.
Pattern Dependency: ± 0.05 UI with a 99.8% confidence level
(CMI; 2^7-1 PRBS; LP+ HP1).

JITTER HIT COUNT
Method: counts the number of times the received jitter amplitude exceeds a user-set threshold.
Threshold Range: Range 1 — 0 to 1.00 UI pk-pk in steps of 0.01 UI;
Range 10 — 0 to 10.00 UI pk-pk in steps of 0.1 UI.
Display: as for Error Count.
Sensitivity: typically > 40 ns width to count.

JITTER HIT SECONDS
Method: counts the number of seconds in which at least one jitter hit has occurred.
Display: as for Error Count.

JITTER HIT FREE SECONDS
Method: counts the number of seconds in which no jitter hits have occurred.
Display: as for Error Count.

JITTER HITS OUTPUT (REAR PANEL)
Format: one edge per jitter hit. This is a dual purpose port.
The output indicates the receipt of either an error or a jitter hit depending on the selected measurement.

INTERNAL FILTERS
The three internal filters are as specified in CCITT Recommendation 0171.

<table>
<thead>
<tr>
<th>Filter</th>
<th>Type</th>
<th>Nominal 3 dB Corner Freq</th>
<th>Nominal Slope Asymptote</th>
</tr>
</thead>
<tbody>
<tr>
<td>HP1</td>
<td>High Pass</td>
<td>200 Hz</td>
<td>20 dB/decade</td>
</tr>
<tr>
<td>HP2</td>
<td>High Pass</td>
<td>10 kHz</td>
<td>20 dB/decade</td>
</tr>
<tr>
<td>LP</td>
<td>Low Pass</td>
<td>3.5 MHz</td>
<td>60 dB/decade</td>
</tr>
</tbody>
</table>

It is possible to configure these filters in the following ways:
OFF (measurement circuit is connected directly to the jitter demodulator),
LP; HP1; HP2; LP + HP1; LP + HP2;
EXT (to allow connection of external filters between the demodulated jitter output port and the jitter measurement input port).

003 DELAYED DATA OUTPUTS

This option provides three data outputs on the rear panel in addition to the main data output on the front panel.
Format: CMI or binary RZ/NRZ as selected for the main data output.
Delays: Main data O/P to delayed O/P 1 — exactly half a sequence length (on PRBS only.)
Delayed O/P 1 to delayed O/P 2 — > 1 bit;
Delayed O/P 2 to delayed O/P 3 — > 1 bit.
Other Parameters: as for the Main Data Output.

010 TAPE CARTRIDGE UNIT

Storage Capacity of Tape: approximately 210 K characters.
Format: 20 data characters per "line".
Buffer Store: approximately 100 lines.
Environment: operating temperature 0°C to 35°C.

MODES
Results Store: measurement results, system messages, time and date information may be recorded on tape.
Results Recall: the data stored on the tape may be read by two methods:
(a) directly in a personal computer. The tape format is compatible with the HP 85 and the cartridge may be read in this machine using a suitable programme.
(b) indirectly via a data transfer through the HP-IB port. HP-IB compatible devices will be able to input this data.
Settings Store: The contents of the measurement pre-set non-volatile memory may be stored on the tape via this control.
Setting Recall: the contents of the measurement pre-set non-volatile memory may be programmed from the tape via this control.

SPECIAL OPTION:
ADDITIONAL CRYSTAL FREQUENCY F2

Frequency: any crystal frequency in the range 1 MHz to 170 MHz.
Availability: available on all versions of the 3764A EXCEPT option 001 (four frequency). To special order only.
Format: available at the binary interface only.
Figure 1-1 3709A Constellation Display and Accessory
General Information

Table 1-1 Specifications

Except where otherwise stated the following parameters are warranted performance specifications. Parameters described as "typical" or "nominal" are supplemental characteristics which provide a useful indication of typical, but non-warranted performance characteristics.

1. RADIO PARAMETERS

Modulation Scheme: The HP 3709A has graticules and measurement routines to cover: QPSK, 9PRS (3LPR), 16QAM, 49PRS (7LPR) and MQAM radios.

MONITOR POINTS:

Impedance Level: All HP 3709A inputs are 75Ω terminated.

(1) I and Q Signals: Any of the above schemes with signal levels in the range 100 mV to 1 V p-p across the constellation. (dc offset must be no more than 0.5 X signal amplitude p-p.)

(2) Clock: 1 MHz to 80 MHz 100 mV to 1 V p-p.

Symbol Bit Rate

<table>
<thead>
<tr>
<th>Clock Rate</th>
<th>QPSK/9PRS</th>
<th>16QAM/49PRS</th>
<th>64QAM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Min 1 MHz</td>
<td>2</td>
<td>4</td>
<td>6</td>
</tr>
<tr>
<td>Max 80 MHz</td>
<td>160</td>
<td>320</td>
<td>480</td>
</tr>
</tbody>
</table>

2. HP 3709A PARAMETERS

Timebase: All timebase controls autorange to match the timing clock. Eye pattern width is two clock cycles. I Delay, Q Delay and I&Q Delay controls are adjustable over a range of one clock cycle.

Measurements:

When the MEASURE button is pressed the HP 3709A captures 600 data points and makes a single-shot measurement of the following parameters:

% Closure

The ratio of "cluster size" to "cluster separation". (For both I and Q directions.)

\[
\left( \frac{2 \times \text{rms "cluster size"}}{\text{"cluster separation"}} \right) \times 100\%
\]

Lock Angle Error

The overall rotation of the constellation. (Positive angle = anti-clockwise rotation.)

Quadrature Angle Error

The I and Q signals should be in Quadrature (90°). The Quadrature Angle error is the deviation from 90°. (Positive error = angle between I and Q > 90°.)

1

Statistical Uncertainty of Measurement Algorithms.

(Assumes additive gaussian noise is the only impairment and closure is less than 10% for lock and quad error limits.)

99% confidence limits of statistical measurements.

Lock Angle/Quad Angle:

-< 0.9° with QPSK, 9PRS
-< 0.5° with 16QAM, 49PRS
-< 0.2° with 64QAM

3. INSTRUMENT ACCURACY

Signal Input Return Loss: \( \geq 26 \) dB (100 kHz to 100 MHz)

Clock Input Return Loss: \( \geq 18 \) dB (500 kHz to 100 MHz)

Signal Input Frequency Response:

- 0.4 dB nominal (dc to 1 MHz)
- 0.5 dB (1 MHz to 12 MHz)
- 1 dB (1 MHz to 80 MHz)

Accuracy of Displayed Sensitivity at 1 MHz after autocal: \( \leq \pm 4\% \)

*Ground Button* Offset: \( \leq \pm 4 \) mV.

Timebase Linearity: \( \leq 2\% \).

Timing Jitter (rms): \( \leq 10ps + 0.2\% \) of clock period (\( \approx 2 \) ns at 1 MHz: \( \approx 35ps \) at 80 MHz).

Eye Pattern Width: 2.0 symbols \( \pm 5\% \).

I to Q Delay: \( \leq 2 \) ns (with I/Q Delay "off").

Residual Noise: \( \leq 2 \) mV (rms) with

- (a) No data input
- (b) I and Q inputs terminated in 75Ω load.

GENERAL

HP-IB (IEEE 488) Capabilities: S/H1, A/H1, T6, L4, S/R1, R/L1, D/C1.

Connectors: All signal connectors are BNC, 75Ω nominal, unbalanced to ground.

Power supply: 100/120/220/240 V AC; +5 to -10%; 48 to 66 Hz; <240 VA.

Dimensions (including connectors and feet):

- 145 mm (5.75 in) high; 425 mm (16.75 in) wide;
- 540 mm (21.2 in) deep.
OPTIONS

907: Front Handle Kit; adds front handles to the HP 3709A.

908: Rack Flange Kit; enables the HP 3709A to be secured in 483 mm (19 in) rack.

910: Extra set of Manuals.

ACCESSORIES AND RELATED PRODUCTS

TRANSIT CASE
Part No. 9211-2661. Contains custom-moulded inserts which fit snugly around the instrument for maximum protection during transit.

HP 3708A NOISE AND INTERFERENCE TEST SET
The Noise and Interference Test Set can stress an analog or digital radio to simulate a wide range of operating conditions. Noise and interference can be added to the radio IF stages to establish accurate C/N and C/I conditions.
Suitable for 70 and 140 MHz IFs or any band in the 10 to 200 MHz range.
CONSTRUCTION TECHNIQUES FOR VHF CIRCUITRY

The circuitry developed as described in Chapters 4, 5 and 6 operates mainly in the VHF band, i.e. at or near I.F. (70 MHz.). These signals are of wavelength too long for use of stripline constructions, with lumped-element realisations and discrete devices (even R.F. integrated circuits) being the order of the day. Special construction techniques, broadly known as "ground-plane techniques" are, however, required to avoid stray capacitance and inductance inducing parasitic oscillations and other unwanted effects.

Briefly, the techniques used include:
1. Etching circuit connections on one side of double-sided printed-circuit board (PCB), leaving the other side an unbroken copper plane. This plane is fixed at ground potential (ground plane). All components are mounted on the ground-plane side of the board.
2. Constructing circuit modules on individual boards, these being mounted-on and interconnected-via a "mother-board". (See Fig. C.1). Module-board ground planes are connected to the mother-board ground plane (and thereby to system ground) in a "star" configuration.

Fig. C.1 PCB CONSTRUCTION AND INTERCONNECTION
3. Ensuring that PCB lay-out avoids placing sections of circuitry operating at vastly differing signal-levels in close proximity to one another. In problem cases, grounded "screening" (copper-plate) can be introduced.

4. Making device-leads as short as possible. (A straight piece of wire exhibits an inductance \( L \approx 1 \text{nH per mm. length.} \))

5. Properly decoupling power-rails by using series coils wound on lossy ferrite beads, and shunt capacitors to ground. In the case of supplying power to active devices, capacitors should be situated as near to the device pin as possible.

6. Taking care in selecting components which perform reliably at high frequencies. These include metal-film resistors, ceramic-disc capacitors, R.F. coil formers (including toroids), and of course high-frequency active devices.

7. The use of a resistor network such as in the feedback circuit of the active filter (see Fig. 6.16). The advantage of such a network over a single resistor is it has an effective resistance far larger than any of the individual resistors of which it is comprised. This avoids the problems of stray capacitance which occur with very large resistor values.